期刊文献+

军用裸芯片KGD筛选方法探讨 被引量:3

Research on KGD Screening Method for Military Bare Dies
下载PDF
导出
摘要 军用SIP、MCM、混合IC等先进封装产品对裸芯片的需求日益增大,选用通过可靠性筛选后的KGD是确保最终产品成品率和可靠性的有效保障。基于现有的国内外标准、检测设备和检验环境,针对KGD获取方式中的分立形态裸芯片,通过对单个芯片进行临时夹具装载/卸载,开展电老炼和三温测试,建立分立裸芯片的KGD筛选方法和环境控制方法,使筛选后的裸芯片在技术指标和可靠性指标上达到封装成品的等级要求。对筛选后的合格产品进行可靠性验证,证明提出的KGD筛选方法可以获得满足用户使用要求的KGD产品。 The demand for bare dies in advanced packaging products such as military SIP, MCM and Hybrid ICs is increasing. KGD after reliability screening is used to ensure the final product yield and reliability. Based on the existing domestic and foreign standards, testing equipment and inspection environment, aiming at the discreet bare dies in the KGD acquisition metnod, through temporary fixture loading/unloading of individual chips, electric aging and three-temperature testing are conducted to establish discrete bare dies. The KGD screening method and the environmental control method enable the screened bare dies to meet the grade requirement of the packaged finished products in terms of technical indicators and reliability indicators. The reliability verification of the qualified products after screening was carried out to prove that the proposed KGD screening method can obtain KGD products that meet the requirements of users.
作者 虞勇坚 吕栋 邹巧云 冯佳 陆坚 YU Yongjian;LV Dong;ZOU Qiaoyun;FENG Jia;LU Jian(China Electronics Technology Group Corporation No.58 Research Institute,Wuxi 214035,China)
出处 《电子与封装》 2018年第10期9-12,共4页 Electronics & Packaging
关键词 裸芯片 分立 KGD 筛选方法 bare die discrete KGD screening method
  • 相关文献

参考文献3

二级参考文献20

  • 1黄云,恩云飞,师谦,罗宏伟.KGD质量和可靠性保障技术[J].半导体技术,2005,30(5):40-43. 被引量:11
  • 2GJB2438A-2002混合集成电路通用规范[s].2002.
  • 3SANDOR M. Known-good-die assurance for MCMs in space application[R].Jet Propulsion Laboratory, 1998.
  • 4SUDO T. An overview of MCM/KGD development activities in Japan[A]. 2000 Electronic Components and Technology Conf[C]. Las Vegas, NV, USA,2000.805-809.
  • 5BALLOULI W, BEDDINGFIELD C, CARNEY F, et al.Wafer-level KGD technology for DCA applications[J].Advanced Packaging, 1999,8( 1 ):26-30.
  • 6BALLOULI W, MCKENZIE T, ALIZY N. Known good die achieved through wafer level burn-in and test[A].26th IEEE/CPMT Int Electronics Manufacturing Technology Symp[C]. Santa Clara,CA,USA,2000.153-159.
  • 7CHARLES JR H K. Tradeoffs in multichip module yield and cost with known good die probability and repair[J]. Microelectronics Reliability, 2001,41(9):715.
  • 8HAGGE J K, WAGNER R J. Highyield assembly of multichip modules through known-good IC's and effective test strategies[J]. Proc of the IEEE, 1992,80(12):1965.
  • 9EIA/JESD49-1996,Procurement Standard for Known Good Die (KGD)[S].
  • 10EIAJEDR-4073-1999,Quality Assurance Guidelines for Bare Die including KGD[S].

共引文献21

同被引文献19

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部