期刊文献+

一种温度系数低于1×10^(-6)/℃的带隙基准电压源 被引量:1

A Bandgap Voltage Reference with Temperature Coefficient Less Than 1×10^(-6)/℃
下载PDF
导出
摘要 提出了一种温度系数低于1×10^(-6)/℃的曲率补偿带隙基准电压源。采用正温度系数电压对具有互补温度系数的BJT射-基极电压进行1阶补偿,向BJT射极注入互补温度系数电流,在输出电流中引入曲率正补偿项Tln T,以实现高阶温度补偿。同时,提出了一种新型曲率补偿的低压实现电路。基于标准0.18μm CMOS工艺进行电路设计。仿真结果表明,在-40℃~125℃范围内,常压、低压带隙基准电压源的温度系数分别为3.48×10^(-7)/℃和4.73×10^(-7)/℃,电源抑制比分别为-73dB和-60dB,最大消耗电流分别为22μA和19μA。该新型低压曲率补偿带隙基准电压源的工作电压为0.9V,面积为0.019 8mm^2。 A new sub 1×10-6/℃ curvature compensated bandgap voltage reference(BGR)was presented.The complementary to absolute temperature(CTAT)voltage component of a forward biased BJT was compensated in 1st-order by aproportional to absolute temperature(PTAT)voltage,while the residual Tln Tterm was corrected by injecting a CTAT current into the emitter of BJT.The TlnT term was used to implement the high order compensation.A low voltage BGR using the proposed curvature compensation method was also proposed.All the circuits were designed in a standard 0.18μm CMOS process.The simulation results showed that the proposed normal and low voltage BGRs achieved a temperature coefficient(TC)of 3.48 ×10-7/℃ and 4.73 ×10-7/℃ respectively over the temperature range of -40℃ to 125℃.The power supply rejection ratio of the two BGRs was better than -73 dB and -60 dB respectively at typical case.The maximum dissipating current was 22μA and 19μA respectively.The minimum operating voltage of the low voltage BGR was about 0.9 V,and the area was 0.019 8 mm2.
作者 张寅 李倩茹 章明 张志文 卢仕 万美琳 ZHANG Yin;LI Qianru;ZHANG Ming;ZHANG Zhiwen;LU Shi;WAN Meilin(Faculty of Physics and Electronic Technology, Hubei University, Wuhan 430062, P. R. China;School of Geophysics and Information Technology,China University of Geosciences ( Beijing), Beijing 100083, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第5期590-595,600,共7页 Microelectronics
基金 国家自然科学基金资助项目(61704050)
关键词 带隙基准 互补温度系数 线性正温度系数 曲率补偿 bandgap reference CTAT PTAT curvature compensation
  • 相关文献

参考文献2

二级参考文献13

  • 1A Keshavarzi,et al.Intrinsic Leakage In Low Power Deep Submicron CMOS Ics[C].in Proceedings of International Test Conference,1997:146-155.
  • 2F Hamzaoglu and M Stan.Circuit-Level Techniques To Control Gate Leakage For Sub-100nm CMOS[C].in Proceeding of International Symposium on Low Power Design,2002:60-63.
  • 3J Kao,a Chandrkasan and D Antoniadis.Transistor Sizing Issues and Tool for Multi -Threshold CMOS Technology[C].in Proceeding of ACM/IEEE Design Automation Conference,1997:495-500.
  • 4C H Kim and K Roy.Dynamic Scaling Scheme For Active Leakage Power Reduction[C].in Proceeding of Conference on Design,Automation and Test in Europe,2002:163-167.
  • 5VDe,et al.Techniques For Leakage Power[M].in Design of High-Performance Microprocessor Circuits,IEEE Press,2001.
  • 6C H Kim and K Roy.Dynamic VTH Scaling Scheme For Active Leakage Power Reduction[M].in Proceeding of Conference on Design,Automation and Test in Europe,2001:163-167.
  • 7HIROSE T, UENO K, KUROKI N, et al. A CMOS bandgap and sub-bandgap voltage reference circuits for nanowatt power LSIs [C] // IEEE Asian Sol Sta CircConf. Beijing, China. 2010.
  • 8SONGBS.深亚微米CMOs模拟集成电路设计[M].第一版.刘力源,译.北京:科学出版社,2014.
  • 9LAM Y H, KI W H. CMOS bandgap references with self-biased symmetrically matched current-voltage mirror and extension of sub-l-V design [J]. IEEE Trans Very Large Scale Integr Syst [J] 2010, 18(6) : 857-865.
  • 10MA B, YU F Qo A novel 1.2-V 4.5-ppm/C curvature- compensated CMOS bandgap reference [J]. IEEE Trans Circ Syst, 2014, 61(4): 352-355.

共引文献4

同被引文献3

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部