期刊文献+

一种异构双核SoC的抗SEU加固方案 被引量:1

An SEU Hardening Scheme of Heterogeneous Dual-Core SoC
下载PDF
导出
摘要 异构双核SoC结构复杂,不同部分受到单粒子翻转(SEU)的影响程度不同。采用单一的技术对整个SoC进行加固,既浪费资源,效果也不好。根据不同部分受SEU影响的不同特点,选取SoC中受SEU影响最大的几个部分进行优化加固。使用自动三模冗余添加技术对处理器的寄存器堆和取指通道进行了加固,使用汉明码对存储器进行了加固,使用软硬协同的软件签名技术对CPU运行的程序进行了检测,不会对CPU的性能产生影响。仿真和物理实现的结果表明,相对于未加固的设计,该方案抗SEU能力提高了6倍,与全加固设计的抗SEU能力相当。该方案的面积消耗仅为34%,而全加固的为88%。 The structure of heterogeneous dual-core SoC(HD SoC)is complex,and the influential level of singleevent upsets(SEU)is distinct to different parts.The using of a single technology to strengthen the whole SoC,not only wastes resources,but also had undesirable effects.According to the different characteristics of different parts affected by SEU,some parts which were most affected by SEU were selected to be optimized and reinforced.First,the automatic triple modular redundancy(TMR)technique was adopted to harden the register heaps and the instruction-fetching channels of the processor.Second,the Hamming codes were used to harden the random access memory(RAM).Last,a software signature technique was applied to check the programs which were running on CPU.The scheme needed not to consume additional resources,and had little influence on the performance of CPU.Therefore,the scheme was easy to implement and low cost.The results of simulation and physics implementation showed that the anti-SEU capability of the proposed scheme was 6 times higher than that of the non-reinforced scheme,which was equivalent to the fully hardened scheme.The area consumption of this scheme was only 34%,while the fully reinforced scheme was 88%.
作者 黄琨 杨武 胡珂流 邓军 张涛 HUANG Kun; YANG Wu; HU Keliu; DENG Jun; ZHANG Tao(Sichuan Institute of Solid-State Circuits, China Electronics Technology Group Corp. , Chongqing 400060, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第5期630-634,共5页 Microelectronics
关键词 异构双核SoC 三模冗余 纠错码 软件签名 heterogeneous dual-core SoC TMR EDAC software signature
  • 相关文献

参考文献7

二级参考文献41

  • 1王长河.星用微电子器件辐射效应及加固途径分析[J].半导体情报,1996,33(4):6-14. 被引量:7
  • 2王长河.半导体器件及集成电路抗辐射研究进展[J].半导体情报,1990(5):1-8. 被引量:4
  • 3John F Wakerly.数字设计原理与实践[M].北京:机械工业出版社,2003.
  • 4Zhao Jianwu, Shi Yibing, Li Yanjun. Software Implementa- tion of a Novel Approach to Improving Burst Errors Cor- rection Capability of Hamming Code [C]. The Eighth In- ternational Conference on Electronic Measurement and Instruments, 2007.
  • 5B Fu, P Ampadu. Error control combining Hamming and product codes for energy efficient nanoscale on-chip in- terconnects [J]. IET Comput. Digit. Tech., 2010, (4): 251-261.
  • 6U K Kumar, B S Umashankar. Improved Hamming code for Error Detection and Correction [C]. Wireless pervasive computing, ISWPC'07 2^nd International Symposium, San Juan, 2007,498-500.
  • 7CHIANG C,KAWA J.Design for manufacturability and yield fornano-scale CMOS[M].Berlin:Springer-Verlag,2007.
  • 8SEIFERT N.Extending Moore’s law into the next decade-theSER challenge[C]// IOLTS 2006:Proceedings of the 12th IEEEInternational On-Line Testing Symposium.Piscataway,NJ:IEEEPress,2006:7.
  • 9SHIVAKUMAR P,KISTLER M,KECKLER S W,et al.Modelingthe effect of technology trends on the soft error rate of combinationallogic[C]// Proceedings of the 2002 International Conference on De-pendable Systems and Networks.Piscataway,NJ:IEEE Press,2002:389-398.
  • 10SAGGESE G P,WANG N J,KALBARCZYK Z T,et al An exper-imental study of soft errors in microprocessors[J].IEEE Micro,2005,25(6):30-39.

共引文献51

同被引文献6

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部