期刊文献+

基于3D仿真的LDMOS-SCR器件优化

Optimization of LDMOS-SCR Device Based on 3D Simulation
下载PDF
导出
摘要 为了提高内嵌可控硅(SCR)的横向扩散金属氧化物半导体(LDMOS-SCR)器件应用于高压时的ESD防护性能,基于0.35μm BCD工艺,在典型LDMOS-SCR(Dut1)基础上,制备了两种实验器件,即阳极环N+区的LDMOS-SCR(Dut2)和在阳极端引入漂移层的LDMOS-SCR(Dut3)。在ESD应力作用下,器件开启后的3DTCAD仿真结果表明,相比于Dut1,Dut2和Dut3的电流密度更小,Dut2和Dut3的导通电阻更大。传输线脉冲的测试结果表明,器件的维持电压分别从2.74V增至8.41V和16.20V,Dut2、Dut3的品质因数较Dut1分别增大了1.96倍、3.52倍。该3DTCAD仿真及版图改进方法可为高压IC的ESD防护设计提供有益参考。 In order to improve the electrostatic discharge(ESD)protection performance of silicon controlled rectifier embedded lateral diffused metal oxide semiconductor(LDMOS-SCR)devices at high voltage,based on typical LDMOS-SCR(Dut1),two types of experimental devices including LDMOS-SCR with an N+ type ring at the anode region(Dut2)and LDMOS-SCR with a drift layer at the anode region(Dut3)were fabricated in a 0.35μm bipolar-CMOS-DMOS process.The 3D TCAD simulation results of the turned-on devices under the ESD stress indicated that the Dut2 and Dut3 devices had a smaller current density and a larger on-resistance than the Dut1 device.The transmission line pulse test results of these devices also showed that the holding voltage increased from 2.74 V to 8.41 Vand 16.20 V,and the quality factor of Dut2 and Dut3 increased by about 1.96 and 3.52 times respectively.The methods of 3D TCAD simulation and layout optimizations of experimental devices used in this work could provide a useful reference for designing ESD protection devices in high voltage IC.
作者 王鑫 梁海莲 顾晓峰 马艺珂 刘湖云 WANG Xin; LIANG Hailian; GU Xiaofeng; MA Yike; LIU Huyun(Engineering Research Center of Io T Technology Applications of Ministry of Education, Department of Electronic Engineering, J iangnan University, Wuxi , J iang su 214122, P. R. China)
出处 《微电子学》 CAS CSCD 北大核心 2018年第5期695-698,704,共5页 Microelectronics
基金 国家自然科学基金资助项目(61504049) 江苏省自然科学基金资助项目(BK20150156) 中国博士后科学基金资助项目(2016M600361) 江苏省研究生科研与实践创新计划项目(KYCX17_1487)
关键词 静电放电 可控硅 LDMOS 维持电压 3DTCAD electrostatic discharge silicon controlled rectifier LDMOS holding voltage 3D TCAD
  • 相关文献

参考文献2

二级参考文献17

  • 1李梅芝,陈星弼.栅压对LDMOS在瞬态大电流下工作的温度影响[J].Journal of Semiconductors,2007,28(8):1256-1261. 被引量:4
  • 2ALBERT Z H W. On-chip ESD protection for integrated circuits [M]. Boston: Kluwer Academic Publishers, 2002: 135-138.
  • 3REINER J C, KELLER T, JACGI H, et al. Impact of ESD-induced soft drain junction damage on CMOS product lifetime [C] // Proc 8th IPFA 2001. Singapore. 2001: 77-78.
  • 4WADA T. Study of ESD evaluation methods for charged device model [C] // Proc EOS/ESD Symp. Phoenix, Ariz, USA. 1995: 186-193.
  • 5KUPER F G, LUCHIES J M, BRUINES J. Suppression and origin of soft ESD failures in a submicron CMOS process [J]. J Electrostatic, 1994, 33(3) : 313-325.
  • 6AMERASEKERA A, VAN DEN ABEELEN W, VAN ROOZENDAAL L, et al. ESD failure modes: characteristics mechanisms, and process influences [-J~. Elec Dev, 1992, 39(2): 430-436.
  • 7KURACHI I, FUKUDA Y, MIURA N, et al. Analysis of soft breakdown failure with ESD on output buffer nMOS- FETs and its improvement [J]. Indus Appl, 1994, 30(2): 358-364.
  • 8SALOME P, LEROUX C, MARIOLLE D, et al. An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures [C] // Proc EOS/ESD Symp. Oslo, Norway. 1997: 337-345.
  • 9DWYER V M, FRANKLIN A J, CAMPBELL D S. Electrostatic discharge thermal failure in semiconductor devices [J]. Elee Dev, 1990, 37 (11) 2381-2387.
  • 10HUANG C Y, CHIU F C, CHEN Q K, et al. An SCR- Incorporated BJT device for robust ESD protection withhigh latch up immunity in high-voltage technology [J]. IEEE Transactions on Device and Materials Reliability, 2012, 12(1): 11i-123.

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部