期刊文献+

5T结构全局曝光CMOS图像传感器的研究与设计 被引量:1

Research and Design of 5T Structure Global Shutter CMOS Image Sensor
下载PDF
导出
摘要 阐述一种5T全局曝光像素结构的设计。通常的全局曝光CMOS图像传感器采用的是4T结构,该5T全局曝光像素结构在原有结构基础上增加一个曝光控制管,实现对曝光操作的控制,可以使曝光与积分值读出同步进行,提高图像传感器的工作效率,使其有更高的帧频,同时克服电子溢流等问题,使得其拥有更高的成像质量。 Presents a 5T global shutter pixel structure. In general, the global shutter CMOS image sensor adopts the 4T pixel structure, the 5T global shutter pixel structure adds an exposure control transistor to the original structure, which realizes the control of the exposure operation, and it can read the exposure and integral values simultaneously. This pixel structure improves the working efficiency of the image sensor and gives it a higher frame rate, while overcoming the problems of electronic overflow gives the image sensor a higher imaging quality.
作者 姚洪涛 李晓宁 田青青 YAO Hong-tao;LI Xiao-ning;TIAN Qing-qing(School of Computer Science and Technology,Changchun University of Science and Technology,Changchun 130022)
出处 《现代计算机》 2018年第21期75-79,共5页 Modern Computer
基金 高性能CMOS图像传感器芯片产品研发与产业化(No.KYC-JC-XM-2015-103)
关键词 CMOS图像传感器 全局曝光 5T像素结构 列级ADC CMOS Image Sensor Global Shutter 5T Pixel Structure Column-Level ADC
  • 相关文献

参考文献1

二级参考文献20

  • 1Lin Yingzu, Lin Chengwu, Chang SJ. A 5bit 3.2 GS/ s flash ADC with a digital offset calibration scheme[J]. IEEE Transactions on VLSI System. 2010, 18 (3) 509-513.
  • 2Pernillo J, Flynn M P. A 1. 5-GS/s flash ADC with 57. 7dB SFDR and 6. 4bit ENOB in 90nm digital CMOS[J]. IEEE Transactions on Circuits and Sys- tems II: Express Briefs, 2011, 58(12): 837-841.
  • 3Hernes B, Briskemyr A, Andersen T N, et al. A 1. 2V 220MS/s 10b Pipelined ADC inplenented in 0. 13m Digital CMOS[C]//2004 ISSCC. San Francisco of USA: IEEE, 2004:256-257.
  • 4Siragusa E, Galton I. A Digitally Enhanced 1.8V 15b 40MS/s CMOS Pipelined ADC[C]//2004 ISSCC. San Francisco of USA: IEEE, 2004: 2126-2138.
  • 5Nakajima Y, Sakaguchi A, Ohkido T, et al. A back- ground selbcalibrated 6b 2.7GS/s ADC with cascade- calibrated folding-interpolating architecture[J]. IEEE Journal of Solid-State Circuits, 2010, 45(4) : 707-718.
  • 6Hsu C C, Huang C C, Lin Y H et al. A 10b 200MS/ s pipelined folding ADC with offset calib-ration[C]// ESSCIRC 2007. Munich of Germany: IEEE, 2007: 151 154.
  • 7Black W C, Hodges D A. Time interleaved converter arrays [J]. IEEE Journal of Solid-State Circuits, 1980, 15(6): 1022-1029.
  • 8Ginsburg B P, Chandrakasan A P. Highly Interleaved 5-bit, 250-MSample/s, 1.2-mW ADC with Redundant Channels in 65-nm CMOS[J]. IEEE Journal of Solid- State Circuits, 2008, 43(10): 2641-2650.
  • 9Huang C C, Wang C Y, Wu J T. A CMOS 6bit 16GS/s time-interleaved ADC using digital background calibration techniques [J]. IEEE Journal of Solid-State Circuits, 2011, 46(4): 848-858.
  • 10Greshishchev Y M, Aguirre. J, Besson M, et al. A 40GS/s 6b ADC in 65nm CMOS[C]//2010 ISSCC. San Francisco of USA: IEEE, 2010: 389-391.

共引文献12

同被引文献8

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部