期刊文献+

计算机辅助测试性设计中的测试性改善最大化问题研究 被引量:1

Research on Testability Improvement Maximizing in Computer-aided Designing for Testability
下载PDF
导出
摘要 基于边界扫描的计算机辅助电路板测试性设计中,面临着“设计复杂性一定时,如何权衡设计使得测试性改善最大”的问题。文章首先建立了该问题的数学描述,然后提出了求解问题的优化算法。仿真实验表明,该算法能够得到较优化的电路板测试性设计方案。 When computer-aided designing for testability based on Boundary-Scan,it exits the problem that is how to optimal design to maximize the testability improvement when the designing complicacy is definite.In this paper,the mathematic description of this problem is established and an optimal algorithm is proposed.The experiments show that the algorithm can get optimal design scheme.
出处 《计算机工程与应用》 CSCD 北大核心 2002年第17期16-17,51,共3页 Computer Engineering and Applications
基金 国家部委重点项目
关键词 最大化问题 计算机辅助测试性设计 边界扫描 测试性优化设计 电路板 Computer-aided Designing for Testability,Boundary Scan,Optimal Designing for Testability
  • 相关文献

参考文献1

  • 1刘冠军.基于边界扫描的智能板级BIT技术研究[M].长沙:国防科技大学机电工程与自动化学院,2000..

同被引文献16

  • 1IEEE 1149.1-1990 Standard Test Access Port and Boundary Scan[S].
  • 2Yoon-Hwa Choi,Chul Kim,Edward Jung Configuring Mmultiple Boundary Scan chains for board testing[M].1995.
  • 3Configuring Multiple Scan Chains for Minimum Test Time,Sridhar Narayanan,Rajesh Gupta+and Melvin Breuer.
  • 4Rajesh Gupta and Melvin A.Breuer.Optimal configuring of multiple scan chains.Sridhar Narayanan[J].IEEE transaction on computers,1993,42 (9).
  • 5Y.-H Choi and T.Jung.Configuration of a boundary scan chain for optimal testing of clusters of non boundary scan devices,1992.
  • 6Allison H.Evans,Enrico Macii.A heuristic algorithm for minimization of test application time in digital circuits with boundary scan.IEEE.1996.
  • 7Interfacing ieee 1149.5 to 1149.1,Greg Young,Texas instrument,1994.
  • 8In-Hua Hong,Chung-Hung Tsai,and Cheng-Wen Wu,Hierarchical System Test by an IEEE 1149.5MTM-Bus Slave-Module Interface core,IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,2000,8 (5).
  • 9JOSE M.MIRANDA,A BIST and Boundary-Scan Economics Framework,IEEE 1997.
  • 10A modular architecture for bist of boundary scan boards,Ferreira,J.M.M.; Pinto,F.S.; Matos,J.S.Euro ASIC apos; 92,Proceedings.Volume,1992,1 (5):184-188.

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部