1G Estrin,et al. Parallel Processing in a Restructurable Computer System [ J ]. IEEE Trans. Electronic Computers, 1963, ( 12 ): 747 - 755.
2H Singh, M Lee, G Lu, et al. MorphoSys: An Integrated Re-configurable Architecture[ C]. Proc. NATO Symp. System Concepts and Integration, Monterey, CA, 1998.
3Hartenstein R. Trends in Reconfigurable Logic and Reconfigurable Computing [ C ]. Electronics, Circuits and Systems, 9th International Conference on,2002. 801 - 808.
4H Sing, h, Ming-Hau Lee, et al. MorphoSys: An Integrated Reconfigurable System for Data-parallel and Computation-intensive Applicatons [ J ]. Computers, IEEE Transactions on,2000,49 ( 5 ) :465-481.
6Hauser J R,Wawrzynek J. Garp:A MIPS Processor with a Reconfigurable Coprocessor. FPGAs for Custom Computing Machines, Procee dings[ C]. The 5th Annual IEEE Symposium on, 1997.12-21.
8Greenbaum J. Reconfigurable Logic in SoC Systems[ C ]. Custom Integrated Circuits Conference, Proceedings of the IEEE ,2002.5-8.
9A Dehon. Reconfigurable Architecture for General Purpose Computing [ R]. Report no. AITR 1586,MIT AI Lab. ,1996.
10Becker F. Configurable Systems-on-chip: Commercial and Academic Approaches. Electronics, Circuits and Systems [ C ]. 9th International Conference,2002. 809 - 812.
