期刊文献+

监测机制的NoC负载均衡路由电路设计 被引量:4

Design of load balancing NoC routing circuit based on monitoring mechanism
下载PDF
导出
摘要 针对片上网络(No C)中,多条数据流传输导致No C负载分布不均衡问题,提出监测机制的全局负载均衡路由电路。该电路对No C所有路由节点通信量监测统计,基于该全局监测结果,为目标流分配一条负载较小的路径,确保整个No C实现负载均衡。实验结果表明,相较于原有的No C,负载均衡No C虽增加了24个周期的处理延迟,但总延迟最多降低30.9%,其负载量均方差最多减少28.8%,且面积开销在可接受范围之内。该方法能有效监测统计No C中所有路由节点的负载量,选择负载量较小的通信节点来传输目标流,均衡整个No C各路由节点负载,提升No C性能。 Multiple data flows transmission in network on chip( NoC) leads to load imbalance. Aiming at this issue,a global load balancing routing circuit based on monitoring mechanism is proposed. The circuit monitors and counts the traffic of all the routing nodes of No C. From the global monitoring results,the target flows are assigned to a smaller load path to ensure the load balance of the entire No C. The experimental results show that the load balanced NoC reduces the total delay by 30. 9%,and the maximum variance of NoC load by 28. 8%,with processing delay of 24 cycles increased. It proves that the load balanced NoC can effectively monitor and collect the traffic of all nodes in NoC,select the communication node with smaller traffic load to transmit the target flows,balance the load of the NoC routing nodes,and improve the performance of NoC.
出处 《电子测量与仪器学报》 CSCD 北大核心 2018年第5期82-89,共8页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61474036)资助项目
关键词 监测 负载均衡 片上网络 多路径路由 monitor load balancing network on chip multi-path routing
  • 相关文献

参考文献9

二级参考文献98

  • 1汪滢,王宏,李辛毅.基于遗传算法的SOC测试功耗与时间协同优化[J].仪器仪表学报,2006,27(z3):2327-2328. 被引量:4
  • 2欧阳一鸣,刘蓓,齐芸.三维片上网络测试的时间优化方法[J].计算机研究与发展,2010,47(S1):332-336. 被引量:4
  • 3Luca Benini, Micheli G D. Networks on chips: a new SoC paradigm[J]. IEEE Computer, 2002, 35(1) : 70 - 78.
  • 4Wielage P, Goossens K. Networks on silicon: blessing or nightmare? [C] //Proc of DSD'02, Dortmund, 2002 : 196.
  • 5Ogras U Y, Hu J, Mareulescu R. Key research problems in NoC design; a holistic perspective [C] // Froc. of CODES 4- ISSS' 05, Jersey City, NJ. 2005;69-74.
  • 6Dally W J, Towles B. Route packets, not wires: on-chip interconnection networks[C]//Proc of DAC'01, 2001,6.
  • 7Kumar S, Jantsch A. A network on chip architecture and design methodology[C] // Proc of VLSI ' 02, 2002 : 105 - 112.
  • 8Tang Lei, Shashi Kumar. A two genetic algorithm for mapping task graphs to a network on chip architecture [C] // Proc of DSD'03. Antalya, Turkey, 2003..180 - 187.
  • 9Krishnan S, Karam S. Chatha, ISIS: A Genetic algorithm, based technique for custom, on-chip interconnection, network synthesis[C] //Proc of VLSID'05, Kolkata, India, 2006 : 623 - 628.
  • 10Hu J, Marculescu R. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architecture[C] //Proc of DAT'03, 10688 - 10693.

共引文献47

同被引文献34

引证文献4

二级引证文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部