5Vaughn B, Jonathan R, Alexander M. Architecture and CAD for Deep - Submicron FPGAs[ M]. Kluwer Academic Publishers, 1999.
6S Yang. Logic Synthesis and Optimization Benchmarks, Version 3.0, Tech. Report[ M ]. Microelectronics Center of North Carolina, 1991.
7Sudip K Nag, Rob A Rutenbar. Performance2Driven Simultaneous Place and Route for Island2StyleFPGAs [ J ]. The 1995 International Conference on CAD:332- 338.
8Jon F rank le. Iterative and Adaptive Slack Allocation for Performance2driven Layout and FPGA Routing [ J ]. 29th ACM IEEE Design Automation Conference 1992:536 - 542.
