期刊文献+

并行系统的一种组合式软硬件划分技术

A Compositional Approach to Hardware-Software Partition of Parallel Systems
下载PDF
导出
摘要 研究并行系统的软硬件划分方法 ,建立了一种基于并行语言 PL的代数语义的形式化软硬件体系结构。提出了一种基于基本调度块 ( BSB)的并行系统优化划分方法。该方法首先将 PL程序分解为 BSB,然后考察 BSB的软硬件度量 ,最后利用启发式方法求出优化的软硬件划分方案。语法制导的划分规则可以用于系统的划分和软硬件成分的组合。本文提出的软硬件划分方法将系统的结构划分和功能划分有机地结合 ,具有实用价值。 This paper studies hardware software partition of parall el systems. A formal hardware software architecture based on algebraic semantic s of PL is established. An optimized partition method is proposed, which is based on the notion of basic scheduling blocks(BSB). The method begins with decomposi ng PL programs into BSB. BSBs are measured in terms of hardware cost, software c ost and communication cost. Optimized partition is finally achieved by a heurist ic algorithm. A set of syntax directed rules are used for partition of the syst em and composition of the hardware software components. Our method integrates s tructural partition with functional one, which is of practical significance.
出处 《华东理工大学学报(自然科学版)》 CAS CSCD 北大核心 2002年第5期537-542,共6页 Journal of East China University of Science and Technology
基金 教育部高等学校骨干教师资助计划 国家自然科学基金(6970 3 0 0 8) 国防科技重点实验室基金资助项目(99JS94.10 .1.DZ42 0 1)
关键词 并行系统 软硬件划分 组合式 基本调度块 嵌入式系统 模块化设计 语法制导 parallel system hardware software partition compositi onal basic scheduling block optimization
  • 引文网络
  • 相关文献

参考文献10

  • 1Edwards S, Lavagno L, Lee E A, et al. Design of embedded system: Formal models, validation, and synthesis[J]. Proceedings of the IEEE,1997,85(3):366-390.
  • 2Niemann R. Hardware/Software Co-design for Date Flow Dominated Embedded Systems[M]. Boston: Kluwer Academic Publishers,1998.
  • 3Vahid F, Le T D, Hsu Y C. A comparison of functional and structural partitioning[A]. International Symposium on System Synthesis[C]. USA: La Jalla,1996.121-126.
  • 4Page I. Constructing hardware-software systems from a single description[J]. Journal of VLSI Signal Processing,1996,12(1):87-109.
  • 5Qin Shengchao, He Jifeng. An Algebraic Approach to Hardware/Software Partitioning[R].[s.l.]:UNU,2000.
  • 6刘冬梅,宋国新.并行程序的一种形式化硬件综合方法[J].华东理工大学学报(自然科学版),2001,27(5):454-458. 被引量:1
  • 7Hoare C A R. Communicating Sequential Processes[M]. London: Prentic Hall,1985.
  • 8Knudsen P V, Madsen J. PACE: A dynamic programming algorithm for hardware-software partitioning[A]. Proceedings of Int'l Workshop on Hardware-Software Codesign[C]. NY:ACM Press,1996.85-92.
  • 9Ciletti M D. Modeling, Synthesis, and Rapid Prototyping with the Verilog HDL[M]. NJ: Prentice Hall,1999.
  • 10Gong Jie, Gajski Daniel D, Narayan Sanjiv. Software Estimation from Executable Specification[M]. CA:ACM Press,1994.

二级参考文献1

  • 1Qin Shengchao,An Algebraic Approach to Hardware Software Partitioning,2000年,206页
;
使用帮助 返回顶部