1Piscataway, N. J. ANSI/IEEE Std 1149. 1-1990 Standard Test Access Port and Boundary-Scan Architecture(includesIEEE Std 1149. 1a - 1993 and IEEE Std 1149. 1b-1994) ,IEEE Standards.
2ARM7TDMI Technical Reference Manual. ARM DDI 0210A
3Philips Corp. TM- 1300 Media Processor Data Book. 2000. 5
8AERTS J. Scan chain design for test time reductionin core-based ICs [ J ]. Proc Int Test Conf, 1998, 20(5) : 448～457.
9GHOSH I, JHA N K. A low overhead design for testability and test generation technique for core-based systems [J]. Proc Int Test Conf, 1997, 39(3) : 50～59.
10CHAKRABARTY K. Design of system-on-a-chip test access architectures under place-and-route and power constraints [J]. Proc Des Auto Conf, 2000, 13(9) : 432～437.
