期刊文献+

胚胎型仿生自修复系统硬件消耗分析

Analysis of hardware consumption of embryonic bio-inspired self-repairing system
下载PDF
导出
摘要 胚胎型仿生自修复系统具有实时自修复能力,可用于高可靠性电子系统的设计。在设计过程中,其硬件消耗是工程师十分关心的问题。在分析胚胎型仿生自修复系统结构基础上,根据自修复过程特征,建立了其系统硬件消耗模型。并以三模冗余自修复系统为对比,对胚胎型仿生自修复系统的硬件消耗进行了仿真分析。分析表明,胚胎型仿生自修复系统在大规模、高自修复能力的电路设计中具有优越性,且通过电子细胞辅助电路的优化设计,可以降低自修复过程中的硬件消耗。 The embryonic bio?inspired self-repairing system has the real-time self-repairing ability,and can be used in the design of the electronic system with high reliability.On the basis of analyzing the structure of the embryonic bio-inspired self-re-pairing system,the system hardware consumption model was established according to the characteristics of the self-repairing pro?cess.In comparison with the triple?modular redundancy self?repairing system,the simulation analysis for the hardware consump?tion of the embryonic bio-inspired self?repairing system was performed.The analysis results show that the embryonic bio-inspired self-repairing system has superiority in the design of the large-scale circuit with high self-repairing capacity,and can reduce the hardware consumption in the self-repairing process by means of the optimization design of the electronic cell auxiliary circuit.
作者 孟亚峰 朱赛 韩春辉 MENG Yafeng;ZHU Sai;HAN Chunhui(Department of Electronic and Optical Engineering,Ordnance Engineering College,Shijiazhuang 050003,China)
出处 《现代电子技术》 北大核心 2017年第6期129-132,共4页 Modern Electronics Technique
基金 国家自然科学基金资助项目(61372039)
关键词 电子细胞辅助电路 胚胎电子阵列 硬件消耗 自修复能力 electronic cell auxiliary circuit embryonic array hardware consumption self.repairing ability
  • 相关文献

参考文献5

二级参考文献64

  • 1郑瑞娟,王慧强.生物启发的容错计算技术研究[J].计算机工程与应用,2006,42(4):30-34. 被引量:2
  • 2高娜娜,李占才,王沁.一种可重构体系结构用于高速实现DES、3DES和AES[J].电子学报,2006,34(8):1386-1390. 被引量:19
  • 3林勇,罗文坚,钱海,王煦法.n×n阵列胚胎电子系统应用中的优化设计问题分析[J].中国科学技术大学学报,2007,37(2):171-176. 被引量:9
  • 4Szasz C,Chindris V.Fault-tolerance properties and self-healing abilities implementation in FPGA-based embryonic hardware systems[A].Proceeding of the 7th IEEE International Conference on Industrial Informatics[C].Cardiff,Wales,2009.155-160.
  • 5Zipf P.Applying dynamic reconfiguration for fault tolerance in fine-grained logic arrays[J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2008,16(2):134-143.
  • 6Zhang Z,Wang YR,Yang SS,et al.The research of self-repairing digital circuit based on embryonic cellular array[J].Neural Computing & Applications,2008,17 (2):145-151.
  • 7Tahoori M B,Subhasush M.Automatic configuration generation for FPGA interconnect testing[A].Proceedings of the 21st IEEE VLSI Test Symposium[C].Stanford,CA,USA,2003.134-139.
  • 8Kumar T N,Inn C S.An automated approach for the diagnosis of multiple faults in FPGA interconnects[A].Proceedings of 1st Asia Symposium on Quality Electronic Design[C].Kuala Lumpur,2009.391-395.
  • 9Harris L G,Tessier R.Testing and diagnosis of interconnect faults in cluster-based FPGA architectures[J].IEEE Transactions on CAD of Integrated Circuits and Systems,2002,21(11):1337-1343.
  • 10Hsu CL,Chen T.Built-in self-test design for fault detection and fault diagnosis in SRAM-based FPGA[J].IEEE Transactions on Instrumentation and Measurement,2009,58(7):2300-2315.

共引文献39

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部