期刊文献+

不跨层行操作并行RCA互连时延性能评估 被引量:1

Interconnect Delay Performance Evaluation for Non-Crossing Level and Row Operands Parallel RCA
下载PDF
导出
摘要 针对三类行并行重构单元阵列互连时延性能评估问题,提出了一种通过节点映射和运行机制来评测互连时延的方法,基于前驱回溯不加旁节点不跨层时域映射算法,对点到点、路由传输、行列总线等互连RCA进行了时延分析和计算.实验结果表明,与路由传输和行列总线互连相比,点到点互连在最大不跨层互连、不跨层累加互连、考虑互连执行总时延等方面均是最小的,从而表明了点到点重构单元阵列的互连时延优于路由器传输和行列总线互连. In order to assess three types of row parallel reconfigurable cell array(RCA)interconnect delay performance,this paper presented a method for evaluating interconnect delay by means of node mapping and operation running mechanism.Based on preorder traversing backtracking no adding-bypass-node(PTBNA)non-crossing level temporal mapping algorithm,this paper analyzed and computed RCA interconnect delay of point to point(PP),router transmission(RT),and row column bus(RCB).Compared with RT and RCB,PP can get the least in maximum noncrossing level interconnect delay,non-crossing level accumulation interconnect delay and considering interconn ectexecution total delay.Thus PP-RCA interconnect delay is better than that of RT and RCB.
作者 陈乃金 冯志勇 Chen Naijin;Feng Zhiyong(School of Computer Science and Technology,Tianjin University,Tianjin 300072,China;College of Computer and Information Science,Anhui Polytechnic University,Wuhu 241000,China)
出处 《天津大学学报(自然科学与工程技术版)》 EI CSCD 北大核心 2017年第4期429-436,共8页 Journal of Tianjin University:Science and Technology
基金 国家高技术研究发展计划(863计划)资助项目(2013AA013204) 安徽省自然科学基金资助项目(1408085MF124) 安徽省高校自然科学研究基金重点资助项目(KJ2015A003) 安徽省高校优秀中青年骨干人才国内外访学研修重点项目(gxfx ZD2016102) 安徽工程大学国家自然科学预研基金资助项目~~
关键词 互连模式 粗粒度可重构体系结构 点到点互连 路由传输互连 行列总线互连 interconnect mode coarse grained reconfigurable architecture point to point interconnect router transmission interconnect row column bus interconnect
  • 相关文献

参考文献4

二级参考文献51

  • 1Cardoso J M P. Dynamic loop pipelining in data-driven architectures. In: Bagherzadeh N, Valero M, Ramirez A,eds. Proc 2nd Int Conf Comput Front. New York: ACM Press, 2005. 106-115.
  • 2Baumgarte V, Ehlers G, May F, et al. PACT XPP-A self-reconfigurable data processing architecture. J Super- comput, 2003, 26(2): 167--184.
  • 3Mei B, Vernalde S, Verkest D, et al. Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. In: When N, Verkest Di, eds. Proc Conf Des, Aurora Test Eur. New York: IEEE Press, 2003. 10296--10301.
  • 4Barat F, Jayapala M, Beeck P O. Software pipelining for coarse-grained reconfigurable instruction set processors. In: Proc IEEE Int Conf VLSI Des. New York: IEEE Press, 2002. 338--344.
  • 5Hauser J R, Wawrzynek J. Garp: A MIPS processor with a reconfigurable coprocessor. In: Proc IEEE Int Syrup Field-Programmable Custom Computing Machines. New York: IEEE Press, 1997.16--21.
  • 6Rau B R. Iterative modulo scheduling: An algorithm for software pipelining loops. In: Proc ACM 27th Int Symp Microarchitecture. New York: IEEE Press, 1994. 63--74.
  • 7Lee M H, Singh H, Lu G, et al. Design and implementation of the MorphoSys reconfigurable computing processor. J VLSI Signal Processing-Systems for Signal, Image and Video Technology, 2000, 24:147--164.
  • 8Dennis J B, Gao G R. An efficient pipelined dataflow processor architecture. In: Proc ACM Int Conf on Supercomputing, New York: IEEE Press, 1988. 363--373.
  • 9Arvind, Nikhil R S. Executing a program on the MIT tagged-token dataflow architecture. IEEE Trans Comput, 1990, 39(3): 300--318.
  • 10Iannucci R A. Toward a dataflow/von Neumann hybrid architecture. In: Siegel H, ed. Proc Int Symp Computer Architecture. New York: IEEE Press, 1988. 131--140.

共引文献33

同被引文献5

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部