期刊文献+

一种高精确度低功耗无片外电容LDO设计 被引量:1

A high precision low power capacitor-less Low Dropout Regulator
下载PDF
导出
摘要 设计了一种片上集成的高精确度、低功耗、无片外电容的低压差线性稳压器(LDO)。采用一种新型高精确度、带隙基准电压源电路降低输出电压温漂系数;采用零功耗启动电路和支路较少的摆率增强模块降低功耗,该电路采用CSMC 0.5μm CMOS工艺。经过Cadence Spectre仿真验证,输出电压为3.3 V,在3.5~5.5 V范围内变化时,线性调整率小于0.3 m V/V,负载调整率小于0.09 m V/m A,输出电压在-40^+150℃范围内温漂系数达10 ppm/℃,整个LDO消耗17.7μA的电流。 A full on chip high precision low power capacitor-less Low Dropout Regulator(LDO)is presented.The circuit realizes high precision by using a high-order curvature compensated bandgap circuit.The power consumption is effectively decreased by using a zero power start-up circuit.In addition,4transistors are utilized to enhance slew rate which is good for low power consumption.The circuit was simulated in CSMC0.5μm CMOS process.By simulation with Spectre,the circuit achieves an output voltage of3.3V,a line regulation less than0.3mV/V,a load regulation less than0.09mV/mA,a temperature coefficient of10ppm/℃in the temperature range from-40℃to150℃.The total LDOcircuit consumes17.7μA.
作者 周梦嵘 段杰斌 谢亮 金湘亮 ZHOU Mengrong;DUAN Jiebin;XIE Liang;JIN Xiangliang(Faculty of Materials,Optoelectronics and Physics,Xiangtan University, Xiangtan Hunan 411105, China;Hunan Engineering Laboratory for Microelectronics,Optoelectronics and System on A Chip,Xiangtan Hunan 411105,China)
出处 《太赫兹科学与电子信息学报》 2017年第2期297-301,共5页 Journal of Terahertz Science and Electronic Information Technology
基金 国家自然科学基金资助项目(61274043 61233010) 湖南省自然科学杰出青年基金资助项目(2015JJ1014)
关键词 低压差线性稳压器 带隙基准电压源 高精确度 低功耗 Low Dropout Regulator bandgap voltage reference high precision low power consumption
  • 相关文献

参考文献6

二级参考文献43

  • 1刘忠立.SOICMOS模拟集成电路发展概述[J].微电子学,2004,34(4):384-389. 被引量:1
  • 2严晓浪,吴晓波.低压低功耗模拟集成电路的发展[J].微电子学,2004,34(4):371-376. 被引量:10
  • 3李浩亮,何乐年,严晓浪.一种高精度能隙基准电压电路[J].固体电子学研究与进展,2005,25(1):77-80. 被引量:5
  • 4Yeo K-S,Rofail S S.低压低功耗CMOS/BiCMOS超大规模集成电路[M].周元兴,张志龙.北京:电子工业出版社,2003.2-7.
  • 5Enz C C,Vittoz E.CMOS low-power analog circuit cesign[A].in:Cavin R,Liu W.ed.Symp Circuits & Systems[C].IEEE Service Center,Piscataway.79-133.
  • 6Steyaert M,Peluso V,Bastos J,et al.Custom analog low power design:the problem of low voltage and mismatch[A].IEEE Custom Integrated Circuits Conf[C].Santa Clara,USA.1997.285-292.
  • 7Vittoz E A.Low power design:ways to approach the limits[A].41st Int Symp Sol Sta Circ Conf[C].San Francisco,CA.1994.14-18.
  • 8Vittoz E,Fellratb J.CMOS analog integrated circuits based on weak inversion operation[J].IEEE J Sol Sta Circ,1977,12(3):224-231.
  • 9Pimentel J,Salazar F,Gavriel M P Y.Very-low power analog cells in CMOS[A].43rd IEEE Midwest Symp Circ and Syst[C].Lansing,MI.2000.328-331.
  • 10Allen P E,Blalock B J,Rincon G A.Low-voltage analog circuits using standard CMOS technology[A].Proc 1995 IEEE Int Symp Low Power Design[C].Dana Point,California,USA.1995.209-214.

共引文献48

同被引文献3

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部