期刊文献+

基于FPGA仿真模拟技术的智能电能表软件可靠性测试系统设计 被引量:7

Design of the smart meter software reliability testing system based on FPGA simulation technology
下载PDF
导出
摘要 针对智能电能表软件可靠性测试问题,设计了一种基于FPGA仿真模拟技术的智能电能表软件测试系统,采用FPGA模拟智能电能表外围电路各功能芯片,实现了智能电能表的软件可靠性测试。之后,对该测试系统进行了性能验证,验证结果表明:基于FPGA仿真模拟技术的智能电能表软件测试系统可测试出不同厂家的智能电能表在极限情况下存在的深度软件缺陷,有效提高了智能电能表软件成熟度和可靠性,减少了智能电能表批量运行故障。 According to the software reliability testing problem of the smart meters,this paper has designed a smart meter software reliability testing system based on FPGA simulation technology,which adopts the FPGA to simulate the various functional chips ofperipheral circuit,so as to realize the software reliability testing of the smart meters.Then,it has verified the performance of the testing system.Verification results show that,it can test the depth software defects for different manufacturers of smart meters when the smart meters being in limit condition.The smart meter software reliability testing system has effectively improved the maturity and reliability of smart meter software,and reduced the batch failure of smart meters.
作者 杜蜀薇 赵兵 孔令达 岑炜 Du Shuwei;Zhao Bing;Kong Lingda;Cen Wei(State Grid Corporation of China, Beijing 100031, China;China Electric Power Research Institute, Beijing 100192, China)
出处 《电测与仪表》 北大核心 2017年第22期83-87,122,共6页 Electrical Measurement & Instrumentation
基金 国家重点研发计划项目(2017YFB0802905)
关键词 智能电能表 软件测试系统 FPGA 仿真 可靠性 smart meter software testing system FPGA simulation reliability
  • 相关文献

参考文献5

二级参考文献132

  • 1田拥军,曾健平.卡式预付费表计的安全设计策略[J].中国仪器仪表,2007(4):73-74. 被引量:6
  • 2中华人民共和国国家和发展改革委员会.DL/T645-2007多功能电能表通信协议[S].2007.
  • 3Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 4Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 5Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 6Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 7Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 8Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 9Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.
  • 10Brown S and Rose J. FPGA and CPLD architectures. A tutorial. IEEE Design and Test of Computers, 1996, 12(2): 42-57.

共引文献273

同被引文献72

引证文献7

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部