期刊文献+

应用于能量收集中的接口电路的设计 被引量:2

Design of Interface Circuit Used in Energy Harvesting
下载PDF
导出
摘要 针对从周围环境中收集能量的微型发电机输出功率和电压非常小,无法直接应用的问题。文中设计了一种超低输入电压、低功耗且高效的接口电路。该接口电路包含两级,第一级是无源级和仅由一个有源二极管组成的第二级。为降低有源二极管的功耗,采用一个工作在亚阈值区的衬底输入比较器用来驱动MOS开关。设计采用TSMC 0.18μm标准CMOS工艺,使用Cadence Spectre在室温的条件下进行仿真。结果表明,在输入电压为500 m V(100 Hz),负载电阻为50 kΩ时整流器的电压转换率为97.7%,能量转换率为91.3%。整流器能够在输入电压振幅为320 m V以上实现高效整流。 The output power and voltage of micro harvesting generators is usually low,can not be directly applied.Design of a highly efficient,low-power and ultra-low-voltage interface circuit.A two-stage concept is used including a first passive stage and only one active diode as second stage.In order to reduce the power consumption of the active diode,a bulk-input comparator working in the sub threshold region is used to drive the switch of the active diode.Based on standard TSMC0.18μm CMOS technology,the following simulations are carried out using Cadence Spectre at room temperature.The simulation results show that the voltage efficiency of97.7%and the power efficiency of91.3%when the input voltage is500mV(100Hz)with a load resistance of50kΩ.Rectifier can achieve high efficiency in the input voltage amplitude above of320mV.
作者 邝小飞 刘亚茹 刘梨 KUANG Xiaofei;LIU Yaru;LIU Li(School of Electronics and Information,Hangzhou Dianzi University,Hangzhou 310018,China)
出处 《电子科技》 2018年第1期34-37,49,共5页 Electronic Science and Technology
基金 国家自然科学基金(61274029)
关键词 AC-DC整流器 有源二极管 衬底驱动 能量收集 AC-DC converter active diode bulk - driven energy harvesting
  • 相关文献

参考文献2

二级参考文献20

  • 1张万荣,罗晋生.SITI-V特性模型[J].西安交通大学学报,1996,30(2):20-27. 被引量:1
  • 2Shu Guanghua, Guo Yao, Ren Junyan, et al. A Power-efficient 10-bit 40-MS/s Sub-sampling Pipelined CMOS Analog- to-digital Converter[J]. Analog Integrated Circuits Signal Processing, 2011, 67(1): 95-102.
  • 3Lee T S, Lu C C. A 250MHz llbit 22mW CMOS Low-hold-pedestal Fully Differential Sample-and-hold Circuit [J]. Analog Integrated Circuits Signal Processing, 2009, 58(2) : 105-113.
  • 4Sasidhar N, Kook Y, Takeuchi S, et al. A Low Power Pipelined ADC Using Capacitor and Opamp Sharing Technique with a Scheme to Cancel the Effect of Signal Dependent Kickback[J]. IEEE Journal of Solid-State Circuits, 2009, 44(9) : 2392-2401.
  • 5Li Jian, Zeng Xiaoyang, Xie Lei, et al. A 1.8-V 22-mW 10-bit 30-MS/s Pipelined CMOS ADC for Low-Power Sub- sampling Applications [J]. IEEE Journal of Solid-State Circuits, 2008, 43(2) : 321-329.
  • 6Abo A M, Gray P R. A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter[J]. IEEE Journal of Solid-State Circuits, 1999, 34(5): 599-606.
  • 7Dessouky M, Kaiser A. Very Low-Voltage Digital-Audio △∑ Modulator with 88-dB Dynamic Range Using Local Switch Bootstrapping[J]. IEEE Journal of Solid-State Circuits, 2001, 36(3) : 349-355.
  • 8Aksin D, AI-Shyoukh M, Maloberti F. Switch Bootstrapping for Precise Sampling Beyond SupplyVoltage[J]. IEEE Journal of Solid-State Circuits, 2006, 41(8) : 1938-1943.
  • 9Galhardo A, Goes J, Paulino N. Design of Improved Rail-to-rail Low-distortion and Low-stress Switches in Advanced CMOS Technologies[J]. Analog Integrated Circuits Signal Processing, 2010, 64(1): 13-22.
  • 10Waltari M. Circuit Techniques for Low Voltage and High Speed A/D Converters[D]. Finland: Helsinki University of Technology, 2002.

共引文献6

同被引文献11

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部