An On-chip Interconnection QoS Verification Platform of Processor of Large Data for Architectural Modeling Analysis

This paper presents introduction for a QoS verification of on-chip interconnection based on the new progress of the industry, which combined with an AMD processor chip design for big data. Some verification experience in architectural modeling and simulation of on-chip interconnection is also introduced in this paper.