期刊文献+

一种基于SRAM型FPGA的配置芯片设计 被引量:1

A Design of Configure Chip Based on SRAM-type FPGA
下载PDF
导出
摘要 随着设计工艺的飞速发展,SRAM型FPGA的规模也越做越大,对配置芯片的存储容量、配置速度提出了更高的要求。基于SRAM型FPGA,采用BPI接口和大容量FLASH,并通过JTAG接口转BPI接口的软核,代替传统配置芯片内部的JTAG模块,完成了基于SRAM型FPGA的配置芯片设计,其结构简单、芯片面积小、存储容量大、速度快,兼容性好。通过数字仿真波形分析和FPGA原型验证,验证了设计方法的可行性和正确性。 With the rapid development of the design process,the size of the SRAM-type FPGA is getting bigger and bigger,putting higher requirements on the storage capacity and the configuration speed of the configuration chip.In this paper,based on the SRAM-type FPGA,using high-capacity FLASH and BPI interface,and the soft core of JTAG interface to BPI interface through FPGA instantiation instead of the JTAG module of traditional configuration chip,the design of configure chip based on SRAM-type FPGA have been completed.This design has realized the simple design structure,small chip area,storage capacity,speed,compatibility.The feasibility and correctness of the design method is proved through the analysis of corresponding digital simulation waveform and FPGA prototype verification.
作者 庄雪亚 李蕾蕾 ZHUANG Xueya;LI leilei(China Electronics Technology Group Corporation No.5" Research Institute^Wuxi 214072, China)
出处 《电子与封装》 2018年第3期29-32,共4页 Electronics & Packaging
关键词 配置芯片 JTAG FLASH FPGA BPI 软核 configuration JTAG FLASH FPGA BPI soft core
  • 相关文献

参考文献3

二级参考文献25

  • 1[6]Lucero E M, Challa N, Feilds J. A 16k-bit smart 5V-only EEPROM with redundancy [J]. IEEE J Sol Sta Circ,1983;18(10): 539-544.
  • 2[7]Van Houdt J.HIMOS - a high efficiency flash EEPROM cell for embedded memory applications [J]. IEEE Trans Electron Device, 1993;40(12):2255.
  • 3[8]Lenzlinger M, Snow E H. Fowler-Nordheim tunneling in thermally grown SiO2 [J].J Appl Phys,1969; 40: 278.
  • 4[9]Hisamune Y S. A high capacitive coupling ration (HiCR) cell for 3 V only 64 Mbit and future flash memories [A]. IEEE IEDM [C]. 1993.1922.
  • 5[10]Ohnakado T. Novel electron injection method using band-to-band tunneling induced hot electron (BBHE) for flash memory with a p-channel cell [A]. IEDM [C].1995. 279.
  • 6[11]Iwata Y. A high-density NAND EEPROM with block-page programming for microcomputer applications [J]. IEEE J Sol Sta Circ,1990;25(4): 417-424.
  • 7[12]Ajika B. A 5V only 16M bit flash EEPROM cell with a simple stacked gate structure [A]. IEDM [C].1990.115.
  • 8[13]Kobayashi S. Memory array architecture and decoding scheme for 3V-only sector erasable DINOR flash memory [J]. IEEE J Sol Sta Circ, 1994; 29(4): 454-460.
  • 9[14]Kim K S. A novel dual string NOR (DuSNOR) memory cell technology scalable to the 256M bit and 1G bit flash memory [A]. IEDM [C].1995.263.
  • 10[15]Dimaria D J. Trap creation in silicon dioxide produced by hot electrons [J]. J Appl Phys, 1989; 65(6): 2342-2355.

共引文献40

同被引文献4

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部