期刊文献+

0.8μm高压BCD电路漏电失效改善

Leakage Failure Improvement of 0.8 μm High Voltage BCD Circuits
下载PDF
导出
摘要 0.8μm高压BCD(Bipolar-CMOS-DMOS)电路存在漏电失效,其失效原因是IMD(InterMetal Dielectric)平坦化不良,造成金属2残留短路。通过SOG(spin-on-glass)二次平坦化工艺,大幅改善了IMD的平坦化效果,将平坦化因子由0.35提升到0.90,杜绝了金属2残留,较好地解决了漏电问题,提高了电路成品率。 The leakage failure existing in0.8um high voltage Bipolar-CMOS-DMOS(BCD)circuits iscaused by the metal2residual during the poor planarization of inter-metal dielectric(IMD)and the resultedcircuit-short of different metal2lines.In the paper,by developing the twice planarization technology of spin-on-glass(SOG),the planarization effect of IMD is significantly improved with an increasingdegree of planarization from0.35to0.90and an elimination of the metal2residual.As a result,the leakagefailureproblem is successfullysolved and the yield of circuits is improved.
作者 向璐 陈洪雷 苏兰娟 XIANG Lu;CHEN Honglei;SU Lanjuan(Hangzhou Silan Integrated Circuits Co.Ltd., Hangzhou 310018, China)
出处 《电子与封装》 2018年第3期40-43,共4页 Electronics & Packaging
关键词 BCD SOG 平坦化 漏电失效 BCD SOG planarization leakage failure
  • 相关文献

参考文献2

二级参考文献4

  • 1Robert F.Pierret. Semiconductor Device Fundamentals[M].
  • 2Alan Hastings. The Art of Analog Layout,Second Edition[M].
  • 3G.E.P.Box,W.G.Hunter,J.S.Hunter. Statistics for Experimenters.An Introduction to Design,Data Analysis,and Model Building[M].New York:John Wiley and Sons,Inc,.
  • 4Stanley Wolf,Richard N. Tauber Silicon Rrocessing For The VLSI ERA VOLUME1 and VOLUME 2[M].California Sunset Beach,1990.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部