期刊文献+

65nm CMOS可集成ps级窄脉冲驱动器

A 65nm CMOS compositiveps level narrow pulse driver
下载PDF
导出
摘要 光电集成工艺和高速光脉冲队列技术的发展使得新型光互连技术——光SerDes收发器得以提出。相比现有光互连技术,光SerDes技术具有更高速率、更低功耗和更高集成度的优点。但其对于驱动光开关产生长周期窄脉冲光信号的驱动电路的性能、工艺及集成度有了更高要求。提出了一种应用于光SerDes收发器的65nm CMOS工艺下的集成ps级窄脉冲驱动器。该驱动器可产生脉宽精确可调的长周期窄脉冲,可获得窄至13ps的脉冲输出,其工作电压范围宽达1.4~2.0V,时钟频率范围可由数KHz宽至25GHz。 Depending on the breakthrough of single-chip opto-electrical integration and the advance of the optical pulse train generator technology,a new optical interconnect technology-optical serializer/de-serialier(SerDes)technology is proposed.Compared with traditional optical interconnect technology,optical SerDes technology is faster,lower power consumption and higher integration.The performance and integration requirement of driver circuit that drives the optical switch producing narrow optical pulse in a relative long cycle is more stringent.A 65nm CMOS integrated ps level narrow pulse driver used for optical SerDestransceiver is proposed.The driver drives optical switch producing optical pulse,which is as narrow as 13ps in SMIC 65nm CMOS library.The power voltage range is in 1.4:?2.0 V,and the clock frequency is from several KHz up to 25 GHz.
作者 许超龙 赖明澈 罗章 向阳 庞征斌 XU Chao-long;LAI Ming-che;LUO Zhang;XIANG Yang;PANG Zheng-bin(College of Computer,National University of Defense Technology,Changsha 410073,China)
出处 《计算机工程与科学》 CSCD 北大核心 2018年第3期405-410,共6页 Computer Engineering & Science
基金 国家863计划(2015AA015302)
关键词 ps 65 nm CMOS 驱动器 光开关 光SerDes ps 65nm CMOS driver optical switch optical SerDes
  • 相关文献

参考文献3

二级参考文献35

  • 1程勇,周月臣,程崇虎.一种超宽带脉冲信号发生器的设计[J].通信学报,2005,26(10):112-115. 被引量:12
  • 2Bruce Noel. Ultra-wideband radar: Proceedings of the First Los Alamos symposium [M]. Boca Raton, USA: CRC Press, 1991.
  • 3Robert J Fontana. Recent System Applications of Short-Pulse Ultra-Wideband (UWB) Technology [J]. IEEE Trans. Microwave Theory and Techniques (S0018-9480), 2004, 52(9): 2087-2104.
  • 4H Kim, D Park, Y Joo. All-digital Low-power CMOS Pulse Generator for UWB System [J]. IEEE Electronics Letters (S0013-5194), 2004, 40(24): 1173-1174.
  • 5Takayasu Norimatsu, Ryosuke Fujiwara, Masaru Kokubo, et al. A UWB-IR Transmitter with Digitally Controlled Pulse Generator [J]. IEEE J. Solid-State Circuits (S0018-9200), 2007, 42(6): 1300-1309.
  • 6Che-Fu Liang, Shih-Tsai Liu, Shen-luan Liu. A Calibrated Pulse Generator for Impulse-Radio UWB Applications [J]. IEEE J. Solid-State Circuits (S0018-9200), 2006, 41 (11): 2401-2407.
  • 7R Jacob Baker. CMOS Circuit Design, Layout, and Simulation (Second Edition) [M]. USA: John Wiley & Sons, Inc., 2005.
  • 8Hsiang-Hui Chang, Jyh-Woei Lin, Ching-Yuan Yang. A Wide-Range Delay-Locked Loop with a Fixed Latency of One Clock Cycle [J]. IEEE J. Solid-State Circuits (S0018-9200), 2002, 37(8): 1021-1027.
  • 9FONTANA R J. Recent system applications of short-pulse ultra-wideband (UWB) technology[J]. IEEE Tran Microwave Theory Tech, 2004,52(9):2087-2104.
  • 10PETROFF A, WITHNGTON P. Time Modulated Ultra-Wideband Firwireless Applications[R]. Time Domain Co, 2000.

共引文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部