期刊文献+

基于FPGA的UART模块设计与实现 被引量:7

Design and Realization of UART Module Based on FPGA
下载PDF
导出
摘要 为了方便FPGA和CPU或者其他设备之间的数据传输,实现了一个可编程的通用异步收发器(UART)模块。采用Verilog HDL语言作为硬件功能的描述,硬件采用Alter公司的EP2C5T144C8N芯片,运用模块化设计方法分别设计了UART的发送器、接收器和波特率发生器。用Modelsim进行时序仿真,并用USB-Blaster在QuartusⅡ环境下进行设计、编译,经串口助手进行验证,数据传输快速、准确。 In order to make it easier for data communication between FPGA and CPU or other devices,a programmable module of UART(Universal Asynchronous Receiver/transmitter)is implemented in this paper.Verilog HDL is used as hardware function description language,with Altera’s EP2C5T144C8N FPGA chip as hardware platform.The transmitter,receiver and baud rate generator for UART are designed respectively by modular design method.Finally,timing simulation of circuit is performed by Modelsim software and the design and compiling are made by QuartusⅡusing USB-Blaster.Results of testing and verifying by serial port assistant show data transmission is fast and accurate.
作者 刘博 LIU Bo(Luoyang Institute of Electro-Optical Equipment,AVIC,Luoyang 471000,China)
出处 《无线电工程》 2018年第5期433-438,共6页 Radio Engineering
关键词 现场可编程门阵列 串行通信 VERILOG HDL语言 Modelsim仿真 FPGA serial communication Verilog HDL language Modelsim simulation
  • 相关文献

参考文献12

二级参考文献52

共引文献93

同被引文献54

引证文献7

二级引证文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部