期刊文献+

具有多通道可重构数字下变频系统 被引量:1

Reconfigurable Digital Down Conversion System with Multiple Channels
下载PDF
导出
摘要 为了实现多波段多模式下的信号接收,提出了具有多通道可重构数字下变频系统。运用System Generator搭建单通道系统,同时选用Virtex6 ML605目标板来硬件实现。中频信号经过DDS混频之后得到差频信号,分别通过50倍和5倍降频、半带滤波器得到两路低频信号。将两路通道作为可重构配置文件,通过配置不同的配置文件来实现虚拟可重构的多通道数字下变频系统。可重构系统可较大程度提高资源利用率。 In order to achieve multi-mode multi-band signal reception,reconfigurable digital down conversion system based on FPGA with multiple channels is proposed.A single-channel system by system generator is built,which is generated as HDL code.Then the system is achieved on Virtex6 ML605 target board.Intermediate frequency is mixed by DDS,then sum frequency is got.After that signal is divided into two channels,one goes through 50 times CIC and decimation half-band filter to get a lower frequency,the other goes through 5 times down and half-band filter to get another frequency signal.Each module of two channels is designed as profile of dynamic configuration.Configuring different profiles achieves virtual reconfigurable multi-channel digital down-conversion system.Compared resources of each channel with reconfigurable system,reconfigurable system is higher utilization of resources.
作者 钟雪燕 李春英 陈智军 张纯伟 李志明 许鹤 ZHONG Xueyan;LI Chunying;CHEN Zhijun;ZHANG Chunwei;LI Zhiming;XU He(Nanjing Institute Of Railway Technology,Nanjing 210031,China;Nanjing University of Aeronautics and Astronautics,Nanjing 211106,China)
出处 《电子器件》 CAS 北大核心 2018年第2期400-404,共5页 Chinese Journal of Electron Devices
基金 国家自然科学基金面上项目(51475240) 航空科学基金自由探索类项目(2014ZD52053) 江苏省轨道交通控制工程技术研究开发中心开放基金项目(KFJ1509)
关键词 FPGA 可重构 动态配置 数字下变频 SYSTEM GENERATOR FPGA reconfigurable dynamic configuration digital down conversion system generator
  • 相关文献

参考文献4

二级参考文献30

  • 1The Verilog Golden Reference Guide[S].1996.
  • 2ECSS. Space Engineering: SpaceWire-Links nodes, routers and net- works( ECSS-E-50-12A) [ S].
  • 3ECSS. Space Engineering: SpaceWire-Links, nodes, routers and net- works( ECSS-E-ST-50-12C) [ S].
  • 4MAO Chun-jing, GUAN Yong, ZHANG Jie. On-board spacewire router for space mission [ C ]//Proc of Asia-Pacific Conference on In- formation Processing. 2009 : 525- 528.
  • 5OSTERLOH B. SoCWire user manuel [ EB/OL]. (2009). http:// www. socwire, org.
  • 6SAPONARA S, L' INSALATA N E, BACCHILLONE T, et al. Hard- ware/Software FPGA-based network emulator for high-speed on-board communications [ C ]//Proc of the 1 lth EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. 2008 : 353- 359.
  • 7TONRELLI M, PETRI E, SAPONARA S, et al. Router IP macrocell for radiation tolerant SpaceWire networking [ C ]//Proc of Research in Microelectronics and Electronics. 2006:221 - 224.
  • 8SAPONARA S, FANUCCI L, TONAREFLI M. Radiation tolerant spacewire router for satellite on-board networking [ J ]. Aerospace and Electronic Systems Magazine ,2007,22 ( 5 ) :3-12.
  • 9OSTERLOH B, MICHALIK H, HABINC S A, et al. Dynamic partial reconfiguration in space applications [ C ]//Proc of NASA/ESA Con- ference on Adaptive Hardware and Systems. 2009:3361343.
  • 10OSTERLOH B, MICHALIK H, FIETHE B, et al. Architecture veri- fication of the SoCWire NoC approach for safe dynamic partial recon- figuration in space applications [ C ]//Proc of NASA/ESA Conference on Adaptive Hardware and Systems. 2010 : 1-8.

共引文献20

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部