期刊文献+

一种具有相位噪声跟踪补偿的全数字锁相环频率合成器 被引量:1

All Digital Phase-Locked Loop Based on Frequency Synthesizer with Phase Noise Tracking Compensation
下载PDF
导出
摘要 为了实现频率合成器中的相位噪声跟踪补偿和降低全数字锁相环的复杂性,提出了一种新的基于全数字锁相环的频率合成器。它采用一种低复杂度的数字鉴频鉴相器和非线性相位/频率判决电路以及数控振荡器来显著降低硬件复杂性,同时能够很好地实现噪声跟踪和快速的相位/频率捕获,获得高的频率分辨率(大约6 kHz)和大的线性频率调谐范围。实验结果表明,提出的结构能够实现从100 kHz^6 MHz的可控环路带宽和相当好的带内相位噪声跟踪性能。 A new frequency synthesizer based on all digital phase-locked loop is proposed to realize the phase noise tracking compensation and reduce the complexity of the all digital phase-locked loop.It uses an digital phase-frequency detector and a nonlinear phase/frequency decision circuit as well as a digitally-controlled oscillator with a low complexity to significantly reduces the hardware complexity.At the same time,the proposed architecture can achieve good noise tracking and fast phase/frequency acquisition and high frequency resolution(approximately 6 kHz)and large linear frequency tuning range.The experimental results show that the proposed frequency synthesizer can achieve a programmable loop bandwidth from 100 kHz to 6 MHz and an excellent in-band phase noise tracking performance.
作者 梁珍珍 曹玉梅 LIANG Zhenzhen;CAO Yumei(School of Electronic and Information Engineering,Shangqiu College,Shangqiu He’nan 476000,China)
出处 《电子器件》 CAS 北大核心 2018年第1期66-71,共6页 Chinese Journal of Electron Devices
关键词 数字锁相环 频率合成 复杂度 相位噪声跟踪 频率分辨率 digital phase-locked loop frequency synthesis complexity phase noise tracking frequency resolution
  • 相关文献

参考文献2

二级参考文献20

  • 1皇甫成,阮江军,张宇,王燕.变压器直流偏磁的仿真研究及限制措施[J].高电压技术,2006,32(9):117-120. 被引量:69
  • 2陈青恒.变压器发生直流偏磁时的谐波分析和治理[J].广东电力,2006,19(11):34-38. 被引量:12
  • 3李战鹰,李建华,夏道止.±800kV特高压直流输电系统特征谐波分析[J].电网技术,2006,30(24):6-9. 被引量:44
  • 4Sun Wei,Wen Hexiang,Gao Lizhong.A sigma-delta fractional-n frequency synthesizer based on ADPLL[C].Proceedings of the International Conference on Intelligent Computation Technology and Automation,2010:340-342.
  • 5Xu Dewei,Li Yunwei,Wu Bin.Direct PWM synchronization using an all digital phase-locked loop for high power grid-interfacing converters[C].Proceedings of the 22nd Annual IEEE Applied Power Electronics Conference,2007:901-906.
  • 6Guo Xiaoqiang,Wu Weiyang,Chen Zhe.Multiple complex-coefficient-filter based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks[J].IEEE Transactions on Industrial Electronics,2011,58(4):1194-1204.
  • 7Yang Wenyu,Yang Xuying,Duan Jiandong,et al.Power flow calculation in distribution networks containing distributed generation[C].Proceedings of the International Conference on Electricity Distribution,China,2008:1-5.
  • 8Geng Hua,Xu Dewei,Wu Bin.A novel hardware-based all-digital phase-locked loop applied to grid-connected power converters[J].IEEE Transactions on Industrial Electronics,2011,58(5):1737-1745.
  • 9Yaharal M,Sasaki H,Fujimoto K,et al.All digital dividing ratio changeable type phase-locked loop with a wide lock-in range[J].Electronics and Communica-tions in Japan(Part 1:Communications),2005,88(2):2277-2284.
  • 10Roland E Best.Phase-locked loops:theory,design and applications[M].New York:McGraw-Hill,1984.

共引文献37

同被引文献7

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部