期刊文献+

12位单斜ADC的设计 被引量:1

Design of 12-Bit Single-Slope ADC
下载PDF
导出
摘要 介绍的单斜ADC(Analog-to-Digital Converter,ADC)应用于三维成像激光焦平面读出电路,将读出电路检测到的电压模拟信号转换为数字信号,便于后续的信号处理。根据焦平面阵列规格、对信号精度和速度的需求,选择采用单斜结构ADC,其中斜坡发生器和计数器两个模块可以所有列共用,每列只需一个比较器和寄存器。斜坡发生器采用分段电容阵列结构,大大减小了芯片面积。由于ADC精度较高,也对比较器进行了失调校准,同时提出了一种新结构,使得比较器输入范围扩大至轨到轨。提出的ADC基于0.18μm CMOS工艺进行设计,输入电压量化范围为1.1 V,量化精度为12位,转换速度为5 kHz。 The single-slope ADCproposed in this paper is applied to the three-dimensional imaging laser focal plane readout circuit,which converts the voltage analog signal detected by the readout circuit into a digital signal for subsequent signal processing.According to the focal plane array specifications,the signal accuracy and speed requirements,we choose single-slope ADC.Because the ramp generator and counter can be shared by all columns,only one comparator and registers is needed per column.The ramp generator uses a split-capacitor array structure,which greatly reduces the chip area.We also calibrate the comparator offset due to high accuracy requirement of the ADC and propose a newstructure that increases input range of comparator to rail-to-rail.The ADCproposed in this paper is based on 0.18umCMOSprocess,the quantization precision is 12 bits with input voltage quantization range 1.1 V,and the conversion speed is 5 kHz.
作者 陈科全 唐鹤 郑炯卫 杨磊 甄少伟 张波 CHEN Kequan;TANG He;ZHENG Jiongwei;YANG Lei;ZHEN Shaowei;ZHANG Bo(University of Electronic Science and Technology of China,Chengdu 610054,China)
机构地区 电子科技大学
出处 《电子与封装》 2018年第8期13-16,共4页 Electronics & Packaging
基金 "核心电子材料与器件协同创新中心"项目(ICEM2015-1001)
关键词 ADC 单斜 分段电容 失调校准 轨到轨 ADC single-slope split-capacitor offset calibration rail-to-rail
  • 相关文献

参考文献1

二级参考文献10

  • 1Lim Seunghyun, Lee Jeonghwan, Kim Dongsoo, et al. A high-speed CMOS image sensor with column- parallel two-step single-slope ADCs[J]. IEEE Transac tions on Electron Device, 2009, 56 (3) : 393-398.
  • 2Mendis S K. CMOS active pixel image sensors for highly integrated imaging system[J]. IEEE Journal of Solid- State Circuits, 1997, 32(2): 187-197.
  • 3Snoeij M F, Theuwissen A J P, Makinwa K A A, et al. Multiple-ramp column -parallel ADC architectures for CMOS image sensors [J]. IEEE Journal of Solid-State Circuits, 2007, 42(12): 2968-2976.
  • 4Lee Jeonghwan, Han Gunhee. A/D converter using it- erative divide-by-two reference for CMOS image sen- sor[C] //International SoC Design Conference. USA, 2008 : 35-36.
  • 5Shin M S, Kwon O K. 14-bit two-step successive ap- proximation ADC with calibration circuit for high- resolution CMOS imagers[J]. Electronics Letters, 2011, 47(14) :790-791.
  • 6Furuta Masanori, Nishikawa Yukinari, Inoue Tom, et al. A high-speed, high-sensitivity digital CMOS image sensor with a global shutter and 12-bit column-parallel cyclic A/D[J]. IEEE Journal of Solid-State Circuits, 2007, 42(4) : 766-774.
  • 7Mase Mitsuhito, Kawahito Shoji, Sasaki Masaaki, et al. A Wide dynamic range CMOS image sensor with mul- tiple exposure-time signal outputs and 12-bit column- parallel cyclic A/D converters [J]. 1EEE Journal of Solid- State Circuits, 2005, 40(12): 2787-2795.
  • 8Matsuo Shinichiro, Bales Timothy J, Shoda Masahiro, et al. 8.9-megapixel video image sensor with 14-b col- umn-parallel SA-ADC[J]. 1EEE Transactions on Elec- tronDevice, 2009, 56(11): 2380-2389.
  • 9Lin Jinfu, Chang Soonjyh, Chiu Chinfong, et al. Low- power and wide-bandwidth cyclic ADC with capacitor and opamp reuse techniques for CMOS image sensor ap- plication[J]. IEEE Sensors Journal, 2009, 9(12): 2044-2054.
  • 10高静,姚素英,徐江涛,史再峰.高速列并行10位模数转换电路的设计[J].天津大学学报,2010,43(6):489-494. 被引量:4

共引文献1

同被引文献2

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部