期刊文献+

面向千兆以太网的动态RDMA通信方法 被引量:3

Hardware Accelerated Dynamic RDMA Method for Gigabit Ethernet
下载PDF
导出
摘要 针对RDMA传输在千兆以太网中连接建立等待时间过长造成传输效率降低的问题,提出一种动态RDMA通信方法,并进行建模和实验。该方法在保持对传统通信方法兼容的基础上,提出间接传输方法及对应的动态选择策略。通过扩展NIC的硬件逻辑并预留相应的缓存资源,动态RDMA通信方法可以在连接未建立成功的情况下进行数据传输,同时继续保持连接的建立。该过程实现了数据传输与连接建立的并行进行,且对上层协议透明。以千兆以太网NIC为原型构建端系统模型,并搭建测试平台进行实验。实验结果表明,动态RDMA通信方法以很小的额外硬件开销解决了连接建立等待时间过长的问题,提供了优于传统RDMA通信方法的传输性能。 Waiting for connection establishment can be inefficient during remote direct memory access(RDMA)transport for Gigabit Ethernet.Aiming at solving this problem,a hardware accelerated dynamic RDMA method is proposed in this paper.This method allows starting RDMA transport at the same time with connection establishment by sending packages first to indirection buffer in network interface card(NIC)and copying them later to host memory.The terminal models of dynamic RDMA method are built and the simulation platforms for perform experiments are developed.Experimental results show that the dynamic RDMA method not only can solve the long waiting problem of connection establishment with little extra hardware cost,but also can provide higher transport performance compared with traditional RDMA methods.
作者 李龙飞 史阳春 王剑峰 贺占庄 LI Long-fei;SHI Yang-chun;WANG Jian-feng;HE Zhan-zhuang(Department of Integrated Circuit Design,Xi’an Microelectronics Technology Institute Xi’an 710065)
出处 《电子科技大学学报》 EI CAS CSCD 北大核心 2018年第5期672-679,共8页 Journal of University of Electronic Science and Technology of China
基金 部级基金
关键词 动态RDMA 千兆以太网 硬件加速 间接传输 dynamic RDMA Gigabit Ethernet hardware acceleration indirection transport
  • 相关文献

参考文献3

二级参考文献36

  • 1周恩强,卢宇彤,沈志宇.一个适合大规模集群并行计算的检查点系统[J].计算机研究与发展,2005,42(6):987-992. 被引量:12
  • 2Liao G, Bhuyan L, Wu W, et al. A new TCB cache to efficiently manage TCP sessions for web servers [C]//Proc of the 6th ACM Syrup on Architectures for Networking and Communications Systems. New York: ACM, 2010:1-10.
  • 3Foong A, Huff T, Hum H, et al. TCP performance re visited EC~ //Proc of the 3rd IEEE Int Symp on Performance Analysis of Systems and Software. Piscataway, NJ: IEEE, 2003, 70-79.
  • 4Huggahalli R, Iyer R, Tetrick S. Direct cache access for high bandwidth network I/O [C] //Proc of the 32nd Annual Int Syrup on Computer Architecture. Piscataway, NJ.. IEEE, 2005.. 50-59.
  • 5Binkert L, Saidi A, Reinhardt K. Integrated network interfaces for high-bandwidth TCP/IP [C] //Proc of the 12th Int Conf on Architectural Support for Programming Languages and Operating Systems. New York.. ACM, 2006: 315-324.
  • 6Salah K, E1-Badawi K, Haidari F. Performance analysis and comparison of interrupt handling schemes in gigabit networks[J]. Elsevier Computer Communications, 2007, 30 (17): 3425-3441.
  • 7Liao G, Zhu X, Bhuyan L. A new server I/O architecture for high speed networks [C] //Proc of the 17th IEEE Int Symp on High Performance Computer Architecture. Piscataway, NJ.. IEEE, 2011:255-265.
  • 8Li Z, Bhuyan L, Iyer R, et al. Hardware support for accelerating data movement in server platform [J].IEEE Trans on Computer, 2007, 56(6): 740-75.
  • 93 Br6se E. ZeroCopy: Techniques, benefits and pitfalls lOLl. [2012-03-30]. httpJ/kbs, cs. tu-berlin, de/teaching/ws2005/ htos/papers.
  • 10Su Wen, Wang Ling, StkMenghao, et al. A processor DMA- based memory copy hardware accelerator [C] //Proc of the 6th IEEE Int Conf on Networking, Architecture and Storage. Piscataway, NJ : IEEE, 2011 : 225-229.

共引文献9

同被引文献18

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部