期刊文献+

应用于便携式ECG的低耗能高精度带隙基准电路设计 被引量:4

Design of low-power consumption and high-precision bandgap reference circuit applicable for portable ECG monitoring device
下载PDF
导出
摘要 为满足便携心电监测设备中低功耗的应用要求,设计一种应用于便携式心电监测芯片的具有低功耗和高精度特性的带隙基准电路。通过采用工作于亚阈值区域的CMOS晶体管,电路取得了超低功耗。并采用高阶温度曲线补偿技术,提高了电路输出基准电压的精准度。电路采用标准CMOS 180 nm工艺设计,仿真结果表明,在-40~100℃的温度范围内输出基准电压为1.16 V,温度系数约为3.3 ppm/℃,在1.3 V电源电压下功耗为6.2μW。 A low-power consumption and high-precision bandgap reference circuit applicable for the ECG monitoring chip is designed to meet the low-power consumption application requirement of the portable ECG monitoring device. The ultra-low-power consumption is achieved for the circuit by adopting the CMOS transistor working in the sub-threshold region. The high-order temperature curve compensation technique is adopted to improve the accuracy of the reference voltage output by the circuit. The standard CMOS 180 nm process design is adopted for the circuit. The simulation results show that the output reference voltage is 1.16 V and the temperature coefficient is about 3.3 ppm/℃ in the temperature range of -40~100℃,and the power consumption of the circuit is 6.2 μW at the power supply voltage of 1.3 V.
作者 董晨 段权珍 范艺晖 丁月民 黄胜明 DONG Chen;DUAN Quanzhen;FAN Yihui;DING Yuemin;HUANG Shengming(Tianjin Key Laboratory of Intelligent Computing and Novel Software Technology,School of Computer Science and Engineering,Tianjin University of Technology,Tianjin 300384,China;School of Electric and Electronic Engineering,Tianjin University of Technology,Tianjin 300384,China)
出处 《现代电子技术》 北大核心 2019年第2期26-29,共4页 Modern Electronics Technique
基金 天津市自然科学基金(15JCZDJC30900) 天津市自然科学基金(15JCYBJC52400)~~
关键词 带隙基准电路 亚阈值区域 CMOS 高阶温度曲线补偿 超低功耗 心电监测 bandgap reference circuit sub-threshold region CMOS high-order temperature curve compensation ultra-low-power consumption ECG monitoring
  • 相关文献

参考文献8

二级参考文献65

  • 1王红义,来新泉,李玉山,李先锐.一种分段线性补偿的带隙基准(英文)[J].Journal of Semiconductors,2004,25(7):771-777. 被引量:5
  • 2施朝霞,朱大中.基于0.6μm CMOS工艺的pH值传感器集成电路设计和研究[J].传感技术学报,2006,19(6):2501-2504. 被引量:1
  • 3林双喜.用于LDO稳压器的CMOS基准电压源的设计[J].电子科技,2007,20(7):9-11. 被引量:6
  • 4Phillip E Allen,Douglas R Holberg.冯军,李智群,译.CMOS模拟集成电路设计[M].北京:电子工业出版社,2005:379-386.
  • 5毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 6Ivanov V V,Brederlow R, Gerber J. An Ultra Low Power Bandgap Operational at Supply from 0.75 V [ J ]. IEEE Journal of Solid- State Circuits,2012,47(7 ) :1515-1523.
  • 7Razavi Behzad. Design of Analog CMOS Integrated Circuits [ M ]. New York : McGraw-Hill ,2001 :377-396.
  • 8Windels J,Van Praet, C De Pauw H,et al. Comparative Study on the Effects of PVT Variations between a Novel all-MOS Current Reference and Alternative CMOS Solutions [ C ]//IEEE Interna- tional Midwest Symposium on Circuits and Systems, Cancun,2009 : 49-53.
  • 9Osaki Y,Hirose T,Kuroki N,et al. A 95-nA,523×10-6/℃ ,0.6- μW CMOS Current Reference Circuit with Subthreshold MOS Resistor Ladder[ C]//Asia and South Pacific Design Automation Conference, Yokohama,2011:113-114.
  • 10Ze-Kun Zhou, Yue Shi, Huang Zhi, et al. A l. 6-V 25-mA 5 x 10 6/ C Curvature-Compensated Bandgap Reference [ J ]. IEEE Trans Cire uits Syst. -I : Regular Papers, 2012,59 ( 4 ) : 677 -684.

共引文献34

同被引文献48

引证文献4

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部