期刊文献+

一种面向大规模网络仿真的自适应拓扑划分机制

An Adaptive Topology Partition Mechanism for Large Scale Network Emulation
下载PDF
导出
摘要 随着网络空间靶场等技术的发展,大规模网络仿真的需求越来越迫切。受限于主机的处理能力,大规模网络仿真需要在多台主机上部署,而如何合理对网络拓扑进行划分就成为影响仿真效率的关键因素。为此,提出了基于物理仿真主机性能约束的自适应拓扑划分模型,并在典型拓扑划分工具METIS的基础上实现了相应的划分算法。拓扑划分算法包括仿真规模预估和拓扑划分调整两大步骤,前者根据网络拓扑和物理主机性能约束估算需要划分的子块数目,后者根据物理主机性能约束进行拓扑的划分和调整。实验结果表明所提出的拓扑划分机制能够有效针对大规模网络的仿真需求进行拓扑划分,并保证划分结果满足物理主机性能约束和子块间负载均衡等目标。 With the development of network space range technology, the requirement on large scale network emulation becomes more and more serious. Constrained by the host capacity, the emulation of a large scale network should be deployed on many hosts simultaneously, and thus how to partition a network topology effectively will affect the emulation efficiency dramatically. In this paper, it proposes a physical emulation host capacity constrained adaptive topology partition model, and implement the corresponding partition algorithm based on a topology partition tool METIS. The proposed algorithm includes two steps: namely emulation size estimation and topology partition and adjustment. The former estimates the number of partition parts according to the network topology and the physical host capacity constraint, while the latter performs the topology partition and adjustment based on the estimation result. The experiment results show that the proposed mechanism can partition the topology of a large scale network effectively, and can guarantee the aims of satisfying the physical host capacity constraint as well as load balancing.
作者 戴宁赟 邢长友 王海涛 陈鸣 Dai Ningyun;Xing Changyou;Wang Haitao;Chen Ming(Army Engineering University of PLA,Nanjing 210007,China)
出处 《信息通信技术》 2018年第6期74-80,共7页 Information and communications Technologies
关键词 网络仿真 虚拟化 拓扑划分 负载均衡 容器 Network Emulation Virtualization Topology Partition Load Balance Container
  • 相关文献

参考文献5

二级参考文献43

  • 1Sartaj S and Teofilo G. P-complete approximation problems[J]. Journal of Association for Computing Machinery, 1976, 23(3): 555-565.
  • 2Morgan A A, Elmiligi H, E1-Kharashi M W, et al.. Multi- objective optimization for Networks-on-Chip architectures using Genetic Algorithms[C]. IEEE International Symposium on Circuits and Systems (ISCAS), Paris, May 2010: 3725-3728.
  • 3Wang Lei and Ling Xiang. Energy-and latency-aware NoC mapping based on chaos discrete particle swarm optimization[C]. International Conference on Communications and Mobile Computing (CMC), Shenzhen, April 2010, 1: 263-268.
  • 4Hu Jing-cao and Marculescu R. Energy-and performance- aware mapping for regular NoC architectures[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562.
  • 5Dong Yi-ping, Wang Yang, Li Zhen, et al.. High performance and low latency mapping for neural network into network on chip architecture[C]. IEEE 8th International Conference on ASIC(ASICON), Changsha, October 2009: 891-894.
  • 6Hu Jing-cao and Marculescu R. Exploiting the routing flexibility for energy/performance aware mapping of regular NoC architectures[C]. Design, Automation and Test in Europe Conference and Exhibition, Munich, March 2003: 688-693.
  • 7Tang L and Kumar S. A two-step genetic algorithm for mapping task graphs to a network on chip architecture[C]. Euromicro Symposium on Digital System Design, Turkey, September 2003: 180-187.
  • 8Chen Yan-cang, Xie Lun-guo, and Li Jin-wen. An energy-aware heuristic constructive mapping algorithm for Network on Chip[C]. IEEE 8th International Conference on ASIC(ASICON), Changsha, October 2009:101 104.
  • 9Tornero R, Sterrantino V, Palesi M, et al.. A multi-objective strategy for concurrent mapping and routing in networks on chip[C]. IEEE International Symposium on Parallel & Distributed Processing(IPDPS), Rome, May 2009: 1-8.
  • 10Van Der Tol E B and Jaspers E G T. Mapping of MPEG-4 decoding on a flexible architecture platform[C]. SHE-Media Processors, 2002, 4674: 1-13.

共引文献113

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部