期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

基于OpenSPARC T1的浮点运算单元微架构的研究

Study on Microstructure of Floating Point Operating Unit Based on OpenSPARC T1
下载PDF
导出
摘要 在当今,高计算量、高吞吐量的实际应用背景下,浮点运算单元在CPU整体运算能力中有着举足轻重的作用。介绍浮点运算的现况和OpenSPARC T1处理器的整体架构,然后重点分析OpenSPARC T1处理器中浮点运算实现的具体方式和基本算法,并与同时期其它处理器的浮点运算实现进行比较,提出浮点运算微架构的设计实现原则和发展趋势。 In today's context of high computation and high throughput,floating-point computing units play an important role in CPU's overall computing power.This paper introduces the current situation of floating-point operation and the overall architecture of OpenSPARC T1 processor.Then,it focuses on the analysis of the implementation of floating-point arithmetic in OpenSPARC T1 processor and its basic algorithm.It is compared with the floating-point arithmetic implementations of other processors in the same period.The design principle and development trend of floating-point computing micro-architecture are proposed.
作者 张若愚 谢龙 ZHANG Ruoyu;XIE Long(College of Microelectronics,Hefei University of Technology,Anhui 230601,China)
机构地区 合肥工业大学微电子学院
出处 《集成电路应用》 2019年第2期15-17,21,共4页 Application of IC
基金 2017年国家级大学生创新创业训练计划项目资助(201710359058)
关键词 微架构 CPU OpenSPARC T1 浮点运算 硬件实现 microarchitecture CPU OpenSPARC T1 floating point operations hardware implementation
分类号 TN402 [电子电信—微电子学与固体电子学] TP332.2 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献3

二级参考文献16

  • 1周宁宁,陈燕例,李爱群.基于FPGA技术的浮点运算器的设计与实现[J].计算机工程与设计,2005,26(6):1578-1581. 被引量：11
  • 2PANATO A, SILVA S, WAGNER F, et al. Design of very deep pipelined multipliers for FPGAs [ C]//Proceedings of Design, Automation and Test in Europe Conference and Exhibition: Vol 3, Feb 16-20, 2004, Paris, France. Los Alamitos, CA, USA: IEEE Computer Society, 2004: 52-57.
  • 3GOVINDU G, ZHUO L, CHOI S, et al. Analysis of high-performance floating-point arithmetic on FPGAs [ C ]//Proceedings of the 18th International Parallel and Distributed Processing Symposium, Apr 26-30, 2004, Santa Fe, NM, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2004: 149- 156.
  • 4DINIZ P C, GOVINDU G. Design of a field-programmable dual-precision floating-point arithmetic unit [ C ]//Proceedings of 16th International Conference on Field Programmable Logic and Applications. Aug 28-30, 2006, Madrid, Spain. Piscataway, N J, USA : IEEE, 2006 : 1-4.
  • 5HEMMERT K S. UNDERWOOD K D. Open source high performance floating-point modules [ C ]//Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, Apr 24-26, 2006, Napa, CA, USA. Los Alamitos, CA, USA: IEEE Computer Society, 2006: 349-350.
  • 6SHAO Jie, YE Ning, ZHANG Xiaoyan. An IEEE compliant floating-point adder with the deeply pipelining paradigm on FPGAs [ C ]//Proceedings of 2008 International Conference on Computer Science and Software Engineering, Dec 12-14, 2008, Wuhan, China. Los Alamitos, CA, USA: Computer Society, 2008 : 50-53.
  • 7BRUGUERA J D, LANG T. Leading one prediction with concurrent position correction[ J]. IEEE Transactions on Computer, 1999, 48(10): 1063-1097.
  • 8MALIK A, KO Seok-Bum. Effective implementation of floating-point adder using pipelined LOP in FPGAS [ C ]//Proceedings of Canadian Coufereuce on Electrical and Computer Engineering, Mar 1-4, 2005, Saskatoon, Canada. Los Alamitos, CA, USA : IEEE Computer Society, 2005 : 706-709.
  • 9GOPINEEDI P D, THAPLIYAL H, SRINIVAS M B, et al. Novel and efficient 4:2 and 5:2 compressors with minimum number of transistors designed for low-power operations[ C ]// Proceedings of the 2006 International Conference on Embedded Systems and Applications, Jun 26-29, 2006, Las Vegas, VA, USA. 2006: 160-168.
  • 10MayPhyoThwal. Implementation of adder-subtracter design with Verilog HDL world academy of seience [J]. Engineering and Technology, 2008, 39: 123-127.

共引文献59

集成电路应用
2019年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部