期刊文献+

多核片上系统全局主动访存优化研究

Global proactive memory scheduling on multi-processor system-on-chip
下载PDF
导出
摘要 本文提出了一种多核片上系统(MPSoC)全局主动访存调度优化方法(GPMS)来提升系统的访存性能。该方法利用IP(intellectual property)核的访存局部性和延迟容忍度,通过限制访存冲突的IP核使其在一个调度窗口内分别连续访问内存,从而减少访存冲突次数,同时不存在访存冲突的IP核在调度窗口内一直保持内存的使用权,从而可以充分发挥内存控制器端访存队列调度的自由度和DRAM的bank级并行性。实验结果表明,当IP核间访存冲突严重时,该方法相比访存队列调度方式可以提升1到2倍的访存带宽。 A global proactive memory scheduling method is proposed for multi-processor system-on-chip (MPSoC) to improve memory performance. This method uses the memory access locality and delay tolerance of IP (intellectual property) cores. By restricting the conflicting IP cores, they continuously access the memory within a scheduling window, thereby reducing the number of memory conflicts. At the same time, IP cores that do not have memory access conflicts maintain the memory usage rights within the scheduling window. In this way, the freedom of memory scheduling queue on memory controller side and bank-level parallelism of DRAM can be fully utilized. The experiment results show that when the IP core memory access conflict is serious, the method can increase the memory bandwidth by 1 to 2 times compared with the memory scheduling queue method.
作者 李鹏 曾露 王焕东 章隆兵 Li Peng;Zeng Lu;Wang Huandong;Zhang Longbing(State Key Laboratory of Computer Architecture(Institute of Computing Technology, Chinese Academy of Sciences), Beijing 100190;Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190;University of Chinese Academy of Sciences, Beijing 100049;Loongson Technology Corporation Limited, Beijing 100095)
出处 《高技术通讯》 EI CAS 北大核心 2019年第3期203-212,共10页 Chinese High Technology Letters
基金 国家"核高基"科技重大专项课题(2009ZX01028-002-003 2009ZX01029-001-003 2014ZX01020201 2014ZX01030101) 国家自然科学基金(61521092 61232009 61222204 61432016)资助项目
关键词 多核片上系统(MPSoC) 访存调度 访存局部性 延迟容忍度 服务质量 multi-processor system-on-chip (MPSoC) memory scheduling memory access locality delay tolerance quality of service
  • 相关文献

参考文献1

二级参考文献9

  • 1Li S, Ahn J, Strong R, et al. McPAT: an integrated power, area, and timing modeling framework for muhicore and manycore architectures. In : Proceedings of the 42nd Annu- M IEEE/ACM International Symposium on Microarchitec- ture. 2009. 469-480.
  • 2Shin Y, Seomun J, Choi K, et al. Power gating : circuits, de- sign methodologies, and best practice for standard-cell VLSI designs. ACM Trans on Design Automation of Elec- tronic Systems,2010,15 (4) : 1-37.
  • 3Mistry J, A1-Hashimi B, Flynn D, et al. Sub-clock power- gating technique for minimising leakage power during ac- tive mode. In : Design, Automation Test in Europe Confer- ence Exhibition(DATE) ,2011.1-6.
  • 4Youssef A, Anis M, Elmasry M. Dynamic standby predic- tion for leakage tolerant microprocessor functional units. In:Proceedings of the 39th Annual IEEE/ACM Interna- tional Symposium on Microarchitecture. 2006. 371-384.
  • 5Jeong K, Kahng A B, Kang S,et al. MAPG:memory access power gating. In: Proceedings of the Conference on De- sign,Automation and Test in Europe. EDA Consortium, 2012. 1054-1059.
  • 6Wang Y, Roy S, Ranganathan N. Run-time power-gating in caches of gpus for leakage energy savings. In:Proceedings of the Conference on Design, Automation and Test in Eu- rope. EDA Consortium, 2012. 300-303.
  • 7Lin Y, Yang C, Huang J, et al. Memory access aware pow- er gating for MPSoCs. In:Proceedings of the 17th Asia and South Pacific Design Automation Conference (ASP- DAC) ,2012. 121-126.
  • 8Su M, Gao X, Chen Y, et al. Efficiency-aware QoS DRAM scheduler. In:Proceedings of the IEEE International Con- ference on Networking, Architecture, and Storage, 2009. 223 -226.
  • 9Staschulat J, Bekooij M. Dataflow models for shared mem- ory access latency analysis. In: Proceedings of the 7th ACM International Conference on Embedded Software. New York, USA ,2009. 275-284.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部