期刊文献+

考虑任务不确定性的片上网络鲁棒性应用映射问题研究

Robust Application Mapping for Networks-on-chip Considering Uncertainty of Tasks
下载PDF
导出
摘要 标准应用映射问题中,每个任务的通信量是确定值,而实际应用中任务通信具有突发性和时变特征,因此将任务通信量建模为不确定值具有现实意义。该文利用区间流法对任务不确定性进行描述,基于保守因子对鲁棒性应用映射问题建模,提出了求解问题的改进禁忌搜索算法(Tabu-RAM),通过5个Benchmark案例对本文模型和算法进行了验证。实验结果表明Tabu-RAM能够求解传统应用映射问题,且优于现有文献中给出的算法。此外,与传统禁忌搜索算法相比,Tabu-RAM算法在求解鲁棒性应用映射问题时具有更好的性能和稳定性。 In the standard application mapping problem,it is assumed that the communicating traffic of a task is a fixed value.In the real applications,the communication traffic is uncertain due to the time-varying and bursty characters.Therefore,it has the practical significance modeling the task with communicating traffic uncertainty.Given the interval flow and a conservation factor,the robust application mapping problem is formulated by a min-max model,and then solved by a revised Tabu-based algorithm (Tabu-RAM) in this paper.The algorithm is verified under five benchmark instances.As the experimental results show,under the standard application scenarios,the Tabu-RAM performs better than other methods proposed in the literature. In addition,under the application scenarios with uncertain tasks,experimental results show that the TabuRAM performs better and more stable than the traditional tabu algorithm.
作者 王新玉 李治莹 邵帅 虞志刚 WANG Xinyu;LI Zhiying;SHAO Shuai;YU Zhigang(School of Management Science and Engineering,Dongbei University of Finance and Economics,Dalian 116025,China;China Academy of Electronics and Information Technology,Beijing 100041,China)
出处 《电子与信息学报》 EI CSCD 北大核心 2019年第5期1152-1159,共8页 Journal of Electronics & Information Technology
基金 教育部人文社会科学研究一般项目(18YJC630185) 国家自然科学基金(61402086 71501032 71602021)~~
关键词 片上网络 应用映射 不确定性 区间流 禁忌搜索 Network-on-chip Application mapping Uncertainty Interval flow Tabu search
  • 相关文献

参考文献2

二级参考文献30

  • 1Lee K, Lee S J, Kim D, et al. Networks-on chip and networks-inpackage for high performance SoC platforms [C]//Proc of the 2005 Conf on Asian Solid-State Circuits. New York: ACM, 2005:485-488.
  • 2Pavlidis V F, Friedman E G. 3-D topologies for networks-on chip[J]. IEEE Trans on Very Large Scale Integration Systems, 2007, 15(10): 1081-1090.
  • 3Davis W R, Wilson J, Mick S, et al. Demystifying 3D ICs: The pros and cons of going vertical [J].IEEE Design ~ Test of Computers, 2005, 22(6): 498-510.
  • 4Johnson D S, Garey M. Computers and Intractability: A Guide to the Theory of NP-Completeness [M].San Francisco, CA: Freeman&Co, 1979.
  • 5Charles A Q. Thermal aware mapping and placement for 3-D NoC designs [C] //Proc of the 2005 Int Conf on SOC. New York: ACM, 2005:25-28.
  • 6Wang Jiawen, Li Li, Hong Bingpan, et al. Latency-aware mapping for 3D NoC using rank-based multi-objective genetic algorithm [C]//Proc of the 2011 Conf on ASIC. New York: ACM, 2011:413-416.
  • 7Elmiligi H, Gebali F, E1-Kharashi, et al. Power-aware mapping for 3D NoC designs using genetic algorithms [J].Procedia Computer Science, 2014, 34:538-543.
  • 8Ge Fen, Feng Gui, Yu Shuang, et al. Power and thermal aware mapping for 3D network-on-chip [J]. Information Technology Journal, 2013, 12(23): 7297-7304.
  • 9Matsutani H, Koibuchi M, Amano H. Tightly-coupled multi-layer topologies for 3-D NoCs[C] //Proc of the 2007 Con~ on Parallel Processing. New York:ACM, 2007: 75-79.
  • 10Pradip K S, Santanu C. A survey on application mapping strategies for network-on chip design [J].Journal of Systems Architecture, 2013, 59(1):60-76.

共引文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部