期刊文献+

BP神经网络字符识别系统Matlab建模及硬件实现 被引量:3

MATLAB Modeling and Hardware Implementation of Character Recognition System Base on BP Neural Network
下载PDF
导出
摘要 为了设计基于BP神经网络的字符识别系统模型并训练其参数,能够以较低硬件代价工程实现该系统,作者利用Matlab建立了一个基于BP神经网络的字符识别系统模型,对5000个样本进行了标记,并利用这些样本对模型进行了训练和验证,识别率达到了85.20%.同时,利用FPGA及Verilog硬件描述语言设计了该系统的神经元硬件电路,效果与Matlab的仿真数据一致.利用Altera公司的FPGA芯片实际综合下载了神经元及相关系统,能够实现对字符图像文件数据的计算. The authors used Matlab to set up a character recognition system model based on BP neural network. As a result, its parameters can be trained and the system can be implemented at a low engineering hardware cost. We tagged 5000 samples which are used for model training and validation. The recognition rate of the method we propose reaches 85.20%. Meanwhile we use FPGA and Verilog HDL to design the neuron hardware circuit of the system, and the effect is consistent with the Matlab simulation data. The neuron circuit and related system is downloaded to a FPGA chip of Altera so that the data of character image file can be calculated.
作者 余菲 赵杰 王静霞 温国忠 宋荣 YU Fei;ZHAO Jie;WANG Jingxia;WEN Guozhong;SONG Rong(School of Electronic and Communication Engineering, Shenzhen Polytechnic, Shenzhen, Guangdong 518055, China)
出处 《深圳职业技术学院学报》 CAS 2019年第3期3-7,共5页 Journal of Shenzhen Polytechnic
基金 广东省优秀青年教师深圳职业技术学院配套资助(900705110201)
关键词 人工智能 神经网络 神经元 FPGA 图像识别 artificial intelligence neural network neuron FPGA image recognition
  • 相关文献

参考文献7

二级参考文献136

  • 1王雅君,赵寒雪,何京东.动力配煤主要煤质指标可加性的研究[J].应用能源技术,2004(5):15-16. 被引量:13
  • 2包健,赵建勇,周华英.基于BP网络曲线拟合方法的研究[J].计算机工程与设计,2005,26(7):1840-1841. 被引量:21
  • 3杜敏,辛大欣.基于混合特征提取的手写体数字识别方法的研究[J].西安交通大学学报,1996,30(9):93-98. 被引量:4
  • 4Slimane-Kadi M, Brasen D, and Saucier G. A fast-FPGA prototyping system that uses inexpensive high-performance FPIC. Proc. 2nd Annual Workshop on FPGAs, Berkeley, 1994: 147-156.
  • 5Chinnery D and Keutzer K. Closing the Gap Between ASIC and Custom Tools and Techniques for High-Performance ASIC Design. Netherland: Kluwer Academic Publishers, 2002 157-158.
  • 6Altera Corporation. Hardcopy series handbook, http://www. altera.com.cn/literature/hb/hrd/hc_handbook.pdf, 2008, 9.
  • 7Kuon I and Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203-215.
  • 8Hamdy E and McCollum J, et al.. Dielectric based antifuse for logic and memory IC. International Electron Devices Meeting Technical Digest, San Francisco, 1988: 786-789.
  • 9Birkner J and Chan A, et al.. A very-high-speed field-programmable gate array using metalto-metal antifuse programmable elements. Microelectronics Yournal, 1992, 23(7): 561-568.
  • 10Birkner J and Chua H T. Programmable array logic circuit. U.S.Patent, 4124899, 1978.

共引文献538

同被引文献17

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部