期刊文献+

三维功率MOSFET器件的热可靠性设计

Design for thermal reliability of 3D power MOSFET device
下载PDF
导出
摘要 基于三维集成技术的功率MOSFET器件,在发热量大和散热难的双重压力下,热可靠性设计凸显得尤为重要。文中采用硅通孔散热方式,在三维功率器件内嵌入大量的散热硅通孔,以降低芯片内热阻,疏导功率器件产生的热量,保证器件有源区结温低于极限安全结温,可有效提高芯片的热可靠性。以100V,60A的功率VDMOS器件为研究对象,以提高芯片的热可靠性为目的,合理设计和充分优化了三维功率MOSFET器件的版图和散热硅通孔的布局。基于多物理场分析软件开展了大量的热可靠性仿真分析工作,并流片验证了设计的正确性。 The thermal reliability design is of particular importance for the power MOSFET devices based on the 3D integration technology under the dual pressure of large heat generation and difficulty in heat dissipation. A great number of heat dissipation through-silicon viae are embedded in a 3D power device by using the through-silicon via heat dissipation pattern,so as to reduce the internal thermal resistance of a chip,dissipate the heat generated by the power device,ensure the junction temperature in the active region of the device is lower than the extreme security junction temperature,and effectively improve the thermal reliability of the chip. Taking the 100 V 60 A power VDMOS device as the research object,the layout of the 3D power MOSFET device and distribution of heat dissipation through-silicon viae are reasonably designed and fully optimized,so as to improve the thermal reliability of its chip. A lot of simulation and analysis work of thermal reliability was done on the basis of the multi-physics field analysis software. The correctness of the design was verified by the tape-out.
作者 林洁馨 杨发顺 马奎 丁召 傅兴华 LIN Jiexin;YANG Fashun;MA Kui;DING Zhao;FU Xinghua(College of Big Data and Information Engineering,Guizhou University,Guiyang 550025,China)
出处 《现代电子技术》 北大核心 2019年第12期81-85,共5页 Modern Electronics Technique
基金 国家自然科学基金地区科学基金项目(61664004)~~
关键词 热可靠性设计 MOSFET 三维集成技术 功率器件 硅通孔布局 散热 热阻降低 thermal reliability design MOSFET 3D integration technology power device through silicon via layout heat dissipation thermal resistance reduction
  • 相关文献

参考文献1

二级参考文献38

  • 1封国强,蔡坚,王水弟.硅通孔互连技术的开发与应用[J].电子与封装,2006,6(11):15-18. 被引量:8
  • 2LAU H T. Overview and outlook of through-silicon Via ( TSV ) and 3D integrations [J]. Microelectronics International, 2011, 28 (2): 8-22.
  • 3WU B Q, KUMAR A, PAMARTHY S. High aspect ratio silicon etch: a review [ J]. Journal of Applied Physics, 2010, 108 (5): 1101-1120.
  • 4HONG S C, LEE W G, KIM W J, et al. Reduction of defects in TSV filled with Cu by high-speed 3-step PPR for 3D Si chip stacking [J]. Microelectronics Reliability, 2011, 51 (12): 2228-2235.
  • 5LAU J H, SOON W H, KUMAR A, et al. Fabrication of high aspect ratio TSV and assembly with fine-pitch low- cost solder microbump for Si interposer technology with high-density interconnects [J]. IEEE Transactions on Components, Packaging and Manufacturing Technology, 2011, 1 (9): 1336-1344.
  • 6RANGANATHAN N, PRASAD K, BALASUBRAMANIAN N, et al. A study of thermo-mechanical stress and its impact on through-silicon vias [ J ]. Journal of Micromechanics and Microengineering, 2008, 18 ( 7 ) : 5018 - 5030.
  • 7FENG X, CAO I-I Y, YU H, et al. Study of internal stress on electroplating copper used in through silicon via filling [C] //// Proceedings of the 2011 InternationalConference on Electronic Packaging Technology and High Density Packaging. Shanghai, China, 2011: 1018- 1021.
  • 8KWON W S, ALASTAIR T D, TEO K H, et al. Stress evolution in surrounding silicon of Cu-filled through- silicon via undergoing thermal annealing by multi- wavelength micro-Raman spectroscopy [ J]. Applied Physics Letters, 2011, 98 (23): 232106-232108.
  • 9TRIGG A D, YU L H, CHENG C K, et al. Three dimensional stress mapping of silicon surrounded by copper filled through silicon vias using polychromator- based multi-wavelength micro raman spectroscopy [ J]. Applied Physics Express, 2010, 3 (8) : 086601 - 086603.
  • 10THOMPSON S E, SUN G, CHOI Y S, et al. Uniaxial- process-induced strained-Si: extending the CMOS roadmap [ J]. IEEE Transactions on Electronic Devices, 2006, 53 (5): 1010-1020.

共引文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部