期刊文献+

基于矩形覆盖的FPRM电路多级面积优化

Rectangular overlays based multi-level area optimization of FPRM circuit
下载PDF
导出
摘要 Reed-Muller(RM)逻辑因其优越的性能而广泛应用于数字电路,本文提出一种固定极性RM(FixedPolarityRM,FPRM)逻辑函数的多级优化方法.首先将电路表示成XOR/AND形式的FPRM逻辑函数,再计算函数的kernels和co-kernels,并由其生成矩阵,然后从矩阵中搜索尽可能多的矩形覆盖,利用矩阵分块和贪心策略逐步提取公共变量,最后生成多级逻辑表达式.MCNC Benchmarks测试后的结果表明,本方法得到的表达式比原RM逻辑表达式减少66%的文字(literals)数目,比onset表方法的优化结果减少19%. Reed-Muller(RM) logic is widely used in digital circuits for its superior performance. A multi-level optimization method for Fixed Polarity RM(FPRM) logic function is proposed in this paper. First, logic circuits are converted into FPRM logic function in XOR/AND form. Next, the kernels and co-kernels of the function are calculated to generate a matrix. Then rectangular overlays are searched for in the matrix, in which process the matrix partition and greedy strategy are used to gradually extract the public variables. Finally, the multi-level logic expressions are generated. The results tested using the MCNC Benchmarks show that the number of literals obtained by the proposed method is 66% less than that of polarity optimization, and 19% less than that of the onset table method.
作者 陈治文 张会红 汪鹏君 张跃军 张晓伟 CHEN Zhiwen;ZHANG Huihong;WANG Pengjun;ZHANG Yuejun;ZHANG Xiaowei(Institute of Circuits and Systems,Ningbo University,Ningbo 315211,China;College of Mathematics,Physics and Electronic Information Engineering,Wenzhou University,Wenzhou 325035,China)
出处 《宁波大学学报(理工版)》 CAS 2019年第4期32-37,共6页 Journal of Ningbo University:Natural Science and Engineering Edition
基金 国家自然科学基金(61871244,61704094) 宁波市自然科学基金(2018A610039) 宁波大学研究生科研创新基金
关键词 逻辑优化 Reed-Muller函数 多级 KERNELS logic optimization Reed-Muller function multi-level Kernels
  • 相关文献

参考文献7

二级参考文献36

  • 1Wang Pengjun,Chen Xiexiong.TABULAR TECHNIQUES FOR OR-COINCIDENCE LOGIC[J].Journal of Electronics(China),2006,23(2):269-273. 被引量:12
  • 2Almaini A E A, Thomson P, and Hanson D. Tabular techniques for Reed-Muller logic[J]. International Journal of Electronics Theoretical and Experimental,1991, 70(1): 23-34.
  • 3Lozano C C, Falkowski B J, and Luba T. Fixed polarity linearly independent expansions for the representation of quaternary functions[J]. Multiple-Valued Logic and Soft Computing, 2012, 19(4): 307-324.
  • 4Castro J. Recent advances in optimization techniques for statistical tabular data protection[J]. European Journal of Operational Research, 2012, 216(2): 257-269.
  • 5A1 Jassani B A, Urquhart N, and Almaini A E A. Manipulation and optimisation techniques for Boolean logic [J]. IET Computers & Digital Techniques, 2010, 4(3): 227-239.
  • 6Wang Lingli and Almani A E A. Faust conversion algorithm for very large Boolean functions[J]. Electronics Letters, 2000, 36(16): 1370-1371.
  • 7Wang Xiang, Lu Ying, Zhang Yi, et al.. Probabilistic modeling during power estimation for mixed polarity Reed- Muller logic circuits[C]. IEEE International Conference on Green Computing and Communications, Beijing, China, 2013: 1414-1418.
  • 8Bernasconi A, Ciriani V, Drechsler R, et al.. Logic minimization and testability of 2-SPP networks[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008, 27(7): 1190-1202.
  • 9Ciriani V. Synthesis of SPP three-level logic networks using affine spaces[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003, 22(10): 1310-1323.
  • 10Amaru L, Gaillardon P, and De Micheli G. MixSyn: an efficient logic synthesis methodology for mixed XOR- AND/OR dominated circuits[C]. 18th Asia and South Pacific Conference on Design Automation, Yokohama, Japan, 2013: 133-138.

共引文献37

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部