期刊文献+

基于SRIO交换芯片的DSP接口设计 被引量:3

Design of a DSP Interface Based on SRIO Switch Chips
下载PDF
导出
摘要 构建高速可靠的交换网络是现代信号处理系统发展的必然趋势,本文提出了基于SRIO交换芯片的DSP接口设计,实现了多片DSP与FPGA之间的海量数据传输,并且提供了SRIO链路维护方法,极大保障了传输链路的可靠性。 Constructing high speed and reliable switching networks is an inexorable development trend to modern signal processing systems. This paper proposes a design of a DSP interface based on SRIO switch chips, with which mass data transmission between multiple DSP chips and FPGA chips is realized. This paper also proposes a method for SRIO link maintenance which can greatly guarantee the reliability of SRIO transmission links.
作者 李静静 张楠 LI Jingjing;ZHANG Nan(Xi’an Electronic Engineering Research Institute, Xi’an 710100)
出处 《火控雷达技术》 2019年第2期43-46,共4页 Fire Control Radar Technology
关键词 CPS1848 DSP SRIO CPS1848 DSP SRIO
  • 相关文献

参考文献1

二级参考文献19

  • 1Zheng Z X, Zou L Y, Gao J. Power optimization and performance improvement for embedded Ethernet SOC, The Journal of China Universities of Posts and Telecommunications, 2008, 15(2): 102-107.
  • 2Fuller S. Anatomy of a forward-looking open standard [RapidlO]. Computer, 2002, 35(1): 140-141.
  • 3RapidlO Trade Association. RapidlOTM interconnect specification, Part 6: lx/4x LP-serial physical Layer specification, Version 1.3. 2005.
  • 4Young B. Enhanced LVDS for signaling on the RapidlO interconnect architecture. Proceedings of the IEEE Conference on Electrical Performance of Electronic Packaging (EPEP'00), 2000, Oct 23-25, 2000, Scottsdale, AZ, USA. Piscataway, N J, USA: IEEE, 2000:17-20.
  • 5Texas Instruments. Implementing serial RapidlO PCB layout on a TMS320C6455 hardware design. [2009-11-20]. http://www.ti.eom.
  • 6Xilinx. Virtex-5 PCB designers guide. [2009-11-20]. http://www.Xilinx.com.
  • 7Tundra Semiconductor Corporation. Tsi578 hardware manual. [2009-11-20]. http://www.tundra.com.
  • 8Zhang X K, Gao M G, Liu G M. A scalable heterogeneous multiprocessor signal processing system based on the RapidlO interconnect. Proceedings of the IEEE International Symposium on Intelligent Information Technology Application (IITAW'08), Dcc 21 22, 2008, Shanghai, China. Piscataway, NJ,USA: IEEE, 2008:761- 764.
  • 9Zhang X K, Liu G M, Gao M G. A high-performance scalable computing system for real-time signal processing applications. Proceedings of the Congress on Image and Signal Processing (CISP'08), May 27-30, 2008, Sanya, China. Piscataway, NJ, USA: 1EEE, 2008:556-560.
  • 10McKenny M, Dines J A B, Harle D. Transporting multiple classes of traffic over a generic routing device: an investigation into the performance of the RapidlO interconnect architecture. Proceedings of the 1 lth IEEE Inlemational Confcrence on Networks (ICON'03), Sep 28 Oct 1, 2003, Sydney Australia. Piscataway, N J, USA: IEEE, 2003:39-44.

共引文献5

同被引文献32

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部