期刊文献+

基于片上网络功率控制的流量管理 被引量:1

Network Traffic Regulation for Networks-on-Chip Power Control
下载PDF
导出
摘要 对片上网络中降低功耗的技术进行研究,针对其使用电源门控技术后出现过多次数通电断电次数的缺点,提出时间集中的流量控制方法。利用局部缓存器以及全局控制器对流量进行缓存和集中管理,从而让片上网络中流量在时间上集中,结合电源门控技术使路由器的通电时间最短,达到降低功率损耗的目的。与其他相关技术进行实验比较,实验表明提出的方法能够减少更多的功率损耗。 Studies the technology of reducing power consumption the Networks-on-Chip, and proposes a time-concentrated flow control method for the disadvantages of the number of times of power-off and power-off after using the power-gating technology. The local buffer and the glob. al controller are used to cache and centrally manage the traffic, so that the traffic in the on-chip network is concentrated in time, and the power gating technology is combined to minimize the power-on time of the router, thereby reducing the power loss. Experimental compari. son with other related technologies shows that the proposed method can greatly reduce more power consumption.
作者 石辉 黄朝兵 SHI Hui;HUANG Chao-bing(School of Information Engineering, Wuhan University of Technology, Wuhan 430070)
出处 《现代计算机》 2019年第18期18-23,共6页 Modern Computer
关键词 片上网络 电源门控 流量控制 功率损耗 Networks-on-Chip Power-Gating Flow Management Power Consumption
  • 相关文献

参考文献1

二级参考文献12

  • 1ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.2003.
  • 2ITRS.International Technology Roadmap for Semiconductors[EB/OL].http://public.itrs.net.1999.
  • 3Tully J,Gordon R,Bruederle S,et al.Hype cycle for semiconductors,2004[R].Gartner research's Technical Report,2004.ID Number:G00120909:2-3.
  • 4Benini L,De Micheli G.Networks on chips:a new SoC paradigm[J].Computer,2002,35(1):70-78.
  • 5Jerraya A,Wolf W,eds.Multiprocessor systems-on-chips[M].San Francisco,Morgan Kaufman / Elsevier,2004.
  • 6Hemani A,Jantsch A,Kumar S,et al.Network on chip:an architecture for billion transistor era[A].Proc IEEE NorChip Conf[C].Turku,Finland.2000.166-173.
  • 7Guerrier P,Grenier A.A generic architecture for on-chip packet-switched interconnections[A].Des Autom and Test in Euro Conf[C].Paris,France.2000.250-256.
  • 8Pham D.The design and implementation of a first-gen-eration CELL processor[A].Int Sol Sta Circ Conf[C].San Francisco,CA,USA.2005.184-185.
  • 9Glossner G.The sandbridge sandblaster SB3000 multithreaded CMP platform[A].5th Int Forum Appl Spec Multi-Processor SoC[C].Relais de Margaux,France.2005.18-23.
  • 10Jantsch A,Tenhunen H.Networks on chip[M].Dordrecht:Kluwer Academic Publishers,2003.

共引文献30

同被引文献23

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部