期刊文献+

一种应用于角度传感器的Sigma Delta ADC设计 被引量:3

Design of Sigma Delta ADC for angle sensor
下载PDF
导出
摘要 采用XH0180.35μmCMOS工艺设计了一种应用于磁阻角度传感器的SigmaDelta调制器.由于实际运放的增益都是有限的,使得开关电容积分器的信号传输函数的极点发生偏移,进而影响ADC精度,本文采用有限增益补偿技术减小运放增益对开关电容积分器的影响.该调制器采用两阶1bit全反馈结构,信号带宽12KHz,采样频率6.25MHz.后仿结果表明,在2.5V电源电压下,调制器的整体功耗为4mW.核心电路版图尺寸为0.45mm×0.3mm.在-40℃~150℃,各个工艺角的ENOB≥16.5bit.FOM=165. A Sigma-Delta modulator for magnetoresistive angle sensor is designed using XH018 0.35 μm CMOS process. The finite gain of the actual amplifier results in a pole shift in the transfer function, which will affect the accuracy of ADC. In this paper, the finite gain compensation technique is adopted to reduce the effect of operational amplifier gain on switched capacitor integrator. The structure of the modulator is 2 Order 1 Bit full feedback, with a signal bandwidth of 12 KHz and a sampling frequency of 6.25 MHz. The simulation results show that the overall power consumption of the modulator is 4 mW under the 2.5 V supply voltage. The layout of the core circuit is 0.45 mm × 0.3 mm. At-40℃~150℃, the ENOB of each corner is greater than 16.5 bit. FOM=165.
作者 周志兴 来强涛 姜宇 郭江飞 王成龙 陈腾 郭桂良 ZHOU Zhi-xing;LAI Qiang-tao;JIANG Yu;GUO Jiang-fei;WANG Cheng-long;CHEN Ten;GUO Gui-liang(Institute of Microelectronics,Chinese Academy of Sciences,Beijing 100029,China;University of Chinese Academy of Sciences,Beijing 100049,China;School of Microelectronics,University of Chinese Academy of Sciences,Beijing 100029,China)
出处 《微电子学与计算机》 北大核心 2019年第8期25-29,共5页 Microelectronics & Computer
基金 国家重点研发计划(2017YFB0503200)
关键词 角度传感器 高精度ADC SIGMA DELTA MODULATOR GAIN Compensation Angle sensor High-presicion Sigma Delta Modulator Gain Compensation
  • 相关文献

参考文献3

二级参考文献21

  • 1陈建球,任俊彦,许俊,王照钢,李怡然.一个用于GSM的80dB动态范围Σ-Δ调制器[J].Journal of Semiconductors,2007,28(2):294-301. 被引量:5
  • 2Schreier R. The delta-sigma toolbox v7.2 (delsig)[EB/OL]. [2009 - 05 - 10]. http://www. mathworks. com/ matlabcentral/fileexchange/.
  • 3Zhineng Zhu, Raghu Tumati, Scott Collins, et al. A low - noise low- offset op Amp in 0.35μm CMOS process[C]// Electronics, Circuits and Systems, 13th IEEE International Conference on. Franch, 2006 : 624 - 627.
  • 4Aziz Z A A, Zulkifli T Z A, Saibon B. A 1.8V fully differential 2 - stage OPAMP switched - capacitor delta - sigma modulator for Bluetooth application [ C ]// Semiconductor Electronics, 2004, IEEE International Conference on. Kuala Lumpur, 2004:437- 441.
  • 5Berntsen O, Wulff C, Ytterdal T. High speed, high gain OTA in a digital 90nm CMOS technology [ C ]// NORCHIP Conference. Oulu, 2005 : 129 - 132.
  • 6All M Niknejad, Bernhard E Boser. Analog intergrated circuits[D]. University of California, Department of Electrical Engineering and Computer Sciences, 2006.
  • 7Cusinato P, Bruccoleri M, Valle M, et al. Analysis of the behavior of a dynamic latch comparator [ J ]. Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on, 1998,45(3) : 294 - 298.
  • 8Vijay U K, Bharadwaj A. Continuous time sigma delta modulator employing a novel comparator architecture[ C]// VLSI Design, Held jointly with 6th International Conference on Embedded Systems: 20th International Conference on. Bangalore, 2007 : 919 - 924.
  • 9Jeongjin Roh, Sanho Byun, Youngkil Choi, et al. A 0. 9-V 60 - μW 1-bit fourth - order delta-sigma mod- ulator with 83-dB dynamic range[J]. IEEE Journal of Solid-State Circuits, 2008,43 (2) : 361-370.
  • 10Schreier R, Temes GC. Deha-sigma data converters(影印版)[M].北京:科学出版社,2007.

共引文献8

同被引文献7

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部