期刊文献+

误差提取自适应修正的前馈式TIADC校准算法 被引量:6

Adaptive fully digital feedforward calibration algorithm of timing mismatch for sub-sampling TIADCs
下载PDF
导出
摘要 在纯数字域设计实现了一种针对时间交织模数转换器采样时间失配误差的前馈式校准算法。定义了一种误差提取函数,并针对其导数求算中存在的误差提出了自适应的修正方法,从而提高在输入信号频率较高时误差提取的准确度;为了降低误差提取单元的复杂性,采用了以减法实现的误差提取函数和基于LMS的除法器;采用基于一阶泰勒补偿的方式完成时间失配误差的实时校正。仿真结果表明,应用于4通道14 bit时间交织模数转换器(TIADC)系统,当输入信号为多频信号时,系统动态性能无杂散动态范围(SFDR)从48. 6 dB提高到80. 7 dB。与传统基于前馈校准结构对比,可以将输入信号带宽从0. 19提高到0. 39,提高了校准算法的应用范围。 This paper presents a fully digital feedforward time-interleaved ADCs( TIADC) timing mismatch calibration algorithm. An error extraction function is defined and an adaptive correction method for error of derivation is proposed to improve the accuracy of error extraction when the input signal frequency is high. In order to reduce the complexity of error extraction unit,error extraction function based on subtraction and divider based on LMS are adopted. Finally,the timing mismatch is corrected in real time by using first-order Taylor compensation. The simulation results of a four-channel 14-bit TIADC system show that the spurious-free dynamic range( SFDR)increases from 48. 6 dB to 80. 7 dB when the input signal is multitone. Compared with traditional feedforward calibration structure based on correlation operation,the input signal bandwidth can be increased from 0. 19 to 0. 39 and the application range of the calibration algorithm is greatly increased.
作者 闫辉 邓红辉 万祝娟 孙康康 陈红梅 尹勇生 Yan Hui;Deng Honghui;Wan Zhujuan;Sun Kangkang;Chen Hongmei;Yin Yongsheng(Institute of VLSI Design, Hefei University of Technology, Hefei 230601, China;IC Design Web-cooperation Research Center of MOE, Hefei 230601, China)
出处 《电子测量与仪器学报》 CSCD 北大核心 2019年第6期171-176,共6页 Journal of Electronic Measurement and Instrumentation
基金 国家自然科学基金(61704043) 合肥工业大学校博士专项科研基金(JZ2017HGBZ0955)资助项目
关键词 时间交织模数转换器 数字校准 前馈式 时间误差函数 除法器 time-interleaved ADC digital calibration feedforward timing mismatch function divider
  • 相关文献

参考文献1

二级参考文献15

  • 1BLACK JR W C, HODGES D. Time interleaved con- verter arrays[ J ]. IEEE Journal of Solid-State Circuits, 1980, 15(6): 1022-1029.
  • 2TSUI K M, CHAN S C. A novel iterative structure for online calibration of-channel time-interleaved ADCs [ J]. IEEE Transactions on Instrumentation and Meas- urement, 2014, 63(2): 312-325.
  • 3KUROSAWA N, MARUYAMA K, KOBAYASHI H, et al. Explicit formula for channel mismatch effects in time-interleaved ADC systems [ C ]. Proceedings of the 2000 IEEE Instrumentation and Measurement Technolo- gy Conference, Baltimore, MD, 2000 (4) : 763-768.
  • 4VOGEL C. The impact of combined channel mismatch effects in time-interleaved ADCs [ J ]. IEEE Transac- tions on Instrumentation and Measurement, 2005, 54(1) : 415-427.
  • 5HARPE P J A, HEGT J A, VAN ROERMUND A H M. Analog calibration of channel mismatches in time-inter- leaved ADCs[ J]. International Journal of Circuit Theo- ry and Applications, 2009, 37 (2) : 301-318.
  • 6WEI H, ZHANG P, SAHOO B D, et al. An 8-bit g- GS/s 120-mW CMOS ADC[ J]. IEEE Journal of Solid- State Circuits, 2014 ; 49 (8) : 1751-1761.
  • 7RAZAVI B. Design considerations for interleaved ADCs [J]. IEEE Journal of Solid-State Circuits, 2013. 48(8) : 1806-1817.
  • 8HAFTBARADARAN A, MARTIN K W. A sample-time error compensation technique for time-interleaved ADC systems [ C ]. Custom Integrated Circuits Conference, 2007. CICC07. IEEE. IEEE, 2007: 341-344.
  • 9TERTINEK S, VOGEL C. Reconstruction of nonuni- formly sampled bandlimited signals using a differentia- tor-muhiplier cascade [ J ]. IEEE Transactions on Cir- cuits and Systems I : Regular Papers, 2008, 55 ( 8 ) : 2273 -2286.
  • 10EL-CHAMMAS M, MURMANN B. A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration [ J ]. IEEE Journal of Solid-State Cir- cuits, 2011,46(4) : 838-847.

共引文献10

同被引文献35

引证文献6

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部