期刊文献+

具有共模反馈和浮栅输入级的CMOS满幅运算放大器设计 被引量:2

Design of Rail-to-rail CMOS Amplifier with CM-feedback and Floating-gate Input Stage
下载PDF
导出
摘要 利用输入跨导恒定技术设计了一种新的满幅运算放大器。该放大器利用浮栅差分对和负反馈电路作为输入级,将共模电平钳位在某一确定值,以保持输入跨导恒定。结合中间级、输出级的设计形成一个输入和输出均达到满幅度要求的整体运放结构。选用0.35μmCMOS工艺,对输入级和rail-to-rail运算放大器进行仿真分析。测试结果显示,这种电路新结构有利于拓展共模输入范围,有效地抑制了输入级的跨导变化,当±1.5V电源供电情况下,共模变化范围为±2.5V时,跨导仅有0.7%的波动。 A novel rail-to-rail amplifier was designed by using the input transconductance constant technique.In order to clamp the common mode level to a certain value and to keep the input transconductance constant,the amplifier used a floating-gates differential pair and a negative feedback circuit as input stages.Combined with the design of the intermediate stage and the output stage,a new structure amplifier with input and output meeting the full amplitude requirement was realized.Using the 0.35μm CMOS process,the input stage and the rail-to-rail operational amplifier were simulated and analyzed.The results show that the new structure of this circuit is beneficial to expand the common mode input range and suppress the transconductance variation of the input stage effectively.When the common mode variation range is within-2.5Vto+2.5 V,and under±1.5Vpower supply,the transconductance only has 0.7%fluctuation.
作者 曹新亮 CAO Xinliang(School of Physics and Electronics Information,Yan′an University,Yan′an,Shaanxi,716000,CHN)
出处 《固体电子学研究与进展》 CAS 北大核心 2019年第4期282-287,共6页 Research & Progress of SSE
基金 陕西省科研计划资助项目(2016GY-138) 陕西省教育厅科研计划资助项目(16JK1851)
关键词 满幅运算放大器 浮栅 反馈 恒定跨导 rail-to-rail operational amplifier floating-gate feedback constant transconductance
  • 相关文献

参考文献2

二级参考文献15

  • 1Botma J H, et al. A Low-Voltage CMOS Operational Amplifier with a Rail-to-Rail Constant-gm Input Stage and a Class AB Rail-to-Rail Output Stage [J]. Proc. ISCAS 93, 1993. 1314-1317.
  • 2Wu W C S. Digital-Compatible High-Performance Operational Amplifier with Rail-to-Rail Input and Output Ranges [J]. IEEE Journal of Solid-State circuits, 1994-01, 29(1): 63-66.
  • 3Hogervorst Ron, Tero John P, et al. A Compact Power-Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries [J]. IEEE Journal of Solid-State circuits, 1994-12, 29 (12): 1505-1513.
  • 4Gray Paul R, Hurst Paul J, et al. Analysis and Design of Analog Integrated Circuits ( Fourth Edition) [M]. John Wiley&Sons, Inc, 2001.
  • 5Hogervorst R, Huijsing J H. Design of Low-Voltage Low-Power Operational Amplifier Cells [M]. Kluwer Academic Publishers, 101 Philip Driver, Norwell, ma 02061, U.S.A. 1996.
  • 6Allen Phillip E, Holberg Douglas R. CMOS Analog Circuit Design (Second Edition) [M]. Oxford University Press, 2002.
  • 7Duque-Carrillo J Francisco,Austin Jose.é.1V rail-to-rail operational amplifiers in standard CMOS technology.IEEE Solid-State Circuits,2000,35(1):33
  • 8Giustolisi G,Palmisano G,Palumbo G,et al.1.2V CMOSOPAMP with a dynamically biased output stage.IEEE Solid-State Circuits,2000,35(4):632
  • 9Huijsing J H,Linebarger D.Low-voltage operational amplifier with rail-to-rail input and output ranges.IEEE J Solid-State Circuits,1985,20:1144
  • 10Duque-Carrillo J F,Valverde J M,Pérez-Aloe R.Constant-G rail-to-rail common-mode input stage with minimum CMRR degradation.IEEE J Solid-State Circuits,1993,28:661

共引文献13

同被引文献8

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部