期刊文献+

超大规模集成电路的板级测试研究 被引量:2

Research on Plate-Level Test of VLSI
下载PDF
导出
摘要 为检测以超大规模集成电路为核心的电子设备,设计了基于边界扫描技术的电路测试系统。对超大规模集成电路进行板级测试,并提出在互连网络两端的边界扫描单元分别做输出操作的针对互连测试和簇测试过程的测试方法。测试结果表明:利用该方法,提高了超大规模集成电路板级故障的分辨能力,获得了更好的测试效果。 In order to detect the electronic equipment with VLSI as the core,a set of circuit testing system based on boundary-scan technology was designed,the plate-level test of VLSI was carried out,and an effective test method for interconnection testing and cluster testing is proposed,in which the boundary scan units at both ends of the interconnection network were used for output. The test results showed that the test system by using this testing methods,improved the resolution of the plate-level fault of VLSI,and better test results was obtained.
作者 李志威 潘中良 叶小敏 LI Zhiwei;PAN Zhongliang;YE Xiaomin(Aircraft Maintenance Engineering College, Guangzhou Civil Aviation College, Guangzhou 510800, China;School of Physics and Telecommunication Engineering, South China Normal University, Guangzhou 510006, China;Magneti Marelli Automotive Electronics( Guangzhou) Co.,Ltd., Guangzhou 510800, China)
出处 《重庆理工大学学报(自然科学)》 CAS 北大核心 2019年第9期170-175,共6页 Journal of Chongqing University of Technology:Natural Science
基金 广东省科技计划项目(2016B090918071,2014A040401076) 广州民航职业技术学院科研项目(17X0118)
关键词 超大规模集成电路 板级测试 互连测试 簇测试 VLSI plate-level test interconnection test cluster test
  • 相关文献

参考文献4

二级参考文献13

共引文献13

同被引文献8

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部