期刊文献+

基于FPGA的OCTA NOR Flash存储芯片高效测试方法 被引量:2

A high efficiency testing method for OCTA NOR Flash memory device with FPGA
下载PDF
导出
摘要 针对OCTA NOR Flash的测试占用接口多,传统测试方法耗时较长的问题,提出了一种基于I/O口共用的OCTA NOR Flash高效测试系统及方法,以FPGA作为控制器,将测试指令传输给多颗Flash芯片,FPGA接收Flash芯片传回的数据后经过处理,可显示到相应的显示装置上.实际验证了系统的可行性.实际验证的结果表明,在测试过程中,数据传输稳定,无误码. Abased on I/O ports sharing high efficiency testing method for the testing of OCTA NOR Flash memory device is proposed.By using the FPGA as the controller,the testing instructions can be transmitted to multiple Flash memory devices and the testing data can be processed by FPGA and display to display device.The verification results also show stable and error-free data transmission can be realized in this method.
作者 沈欣 陈良权 高敏 林媛 SHEN Xin;CHEN Liang-quan;GAO Min;LIN Yuan(School of Electronic Science and Engineering,University of Electronic Science and Technology of China,Chengdu 610054,China;NOR-MEM Microelectronics Co.Ltd,Suzhou 215311,China)
出处 《微电子学与计算机》 北大核心 2019年第10期65-67,72,共4页 Microelectronics & Computer
关键词 OCTA NOR FLASH 高效测试 FPGA OCTA NOR Flash Efficient testing FPGA
  • 相关文献

参考文献2

二级参考文献8

  • 1International SEMATECH. The International Technology Roadmap for Semiconductors (ITRS): 2001 Edition.
  • 2B PAVAN, R Bez, P Olivo, and E Zanoni. Flash Memory cell-An Overview, Proc. IEEE. 1997,1.85(8): 616~627.
  • 3M G Mohammed, K K Saluja. Flash Memory Disturbances:Modeling and Test, in Proc. Int. Symposium on VLSI Test,VTS 2001: 218~224.
  • 4J -C Yeh, C -F Wu, K-L Cheng, Y-F Cheng, Y-F Chou,C-T Huang, C-W Wu. Flash Memory Built-in self-test Using March-like Algorithms, IEEE Int. Workshop on Electronic Design, Test and Application, 2002: 137~141.
  • 5P Bernardi, M Rebaudengo, M Sonza Reorda, M Violante.A P1500-Compatible Programmable BIST Approach for the Test of Embedded Flash Memories. Design, Automation and Test in Europe Conference and Exhibition, 2003:720~725.
  • 6R Rajsuman. Testing a System-on-a-Chip with Embedded Microprocessor. In Proceedings IEEE International Test Conference(ITC), 1999,9: 499~508.
  • 7徐国强,王玉艳,马鹏,章建雄.基于微处理器的可测性设计[J].计算机工程,2002,28(9):190-191. 被引量:3
  • 8何蓉晖,李华伟,李晓维,宫云战.一款通用CPU的存储器内建自测试设计[J].同济大学学报(自然科学版),2002,30(10):1204-1208. 被引量:6

共引文献7

同被引文献18

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部