期刊文献+

一种10位200ksps双模式循环型模数转换器的设计

Design of a 10-bit 200ksps dual-mode cyclic ADC
下载PDF
导出
摘要 为解决大多数循环型(cyclic)模数转换器(analog-to-digital convertor, ADC)不能实现双输入模式的问题,提出了一种10位的可实现单端和差分两种输入模式的cyclic ADC结构.采用RSD算法,实现对比较器阈值偏差的修正,提出一种两级自补偿结合增益自举的改进型运放结构,在实现高增益的同时,能够保证输出结果不受环路失调影响.仿真结果表明在5.2 MHz工作时钟和2.5 V电源电压下,提出的cyclic ADC实现了200 ksps的转换速度,信噪比60.98 dB,有效位数9.8 bit,功耗4.97 mW,版图面积0.059 mm2.研究结论表明该电路有较高的转换速度和精度,且由于能够实现单端和差分两种输入模式,使得该电路的适用范围得到了扩展. In order to solve the problem that most cyclic ADCs can not implement dual input modes,a 10-bit cyclic ADC with single-ended input mode and differential input mode is proposed in this paper.By using RSD algorithm,the threshold deviation of comparators is corrected.And improved operational amplifier structure with two-stage self-compensation and gain boosted is proposed,which can achieve high gain and ensures that the output result is not affected by loop offset.Simulation results show that the proposed cyclic ADC has a conversion speed of 200 ksps under a 5.2 MHz working clock and 2.5 V supply,the signal to noise ratio is 60.98 dB,the effective number of bits is 9.8 bit,the power dissipation is 4.97 m W,and the layout area is 0.059 mm2.The research conclusion indicates that the circuit has relatively high conversion speed and precision,and the applicability of the circuit is extended due to the dual input modes.
作者 齐思萌 赵宏亮 孙嘉斌 QI Simeng;ZHAO Hongliang;SUN Jiabin(School of physics,Liaoning University,Shenyang 110036 China;Beijing Chongxin Communication Technology Co.Ltd.,Beijing 100190 China)
出处 《辽宁工程技术大学学报(自然科学版)》 CAS 北大核心 2019年第1期75-81,共7页 Journal of Liaoning Technical University (Natural Science)
基金 辽宁省教育厅研究生教育教学改革联合培养项目(辽教函[2017]24号)
关键词 循环型模数转换器 RSD算法 双模式 失调消除 增益自举 cyclic ADC RSD algorithm dual mode offset canceling gain boosted
  • 相关文献

参考文献5

二级参考文献32

  • 1王亚杰,姚素英,徐江涛,付贤松.一种用于CMOS图像传感器的Column-Level模数转换器[J].光电子.激光,2006,17(3):290-294. 被引量:7
  • 2杨赟秀,罗静芳,宁宁,于奇,王向展,刘源,吴霜毅,杨谟华.新型高速低功耗CMOS预放大锁存比较器[J].微电子学,2006,36(2):213-216. 被引量:9
  • 3LI Jian, ZENG Xiaoyang. A 1.8-V 22-mW 10-bit 30- MS/s pipelined CMOS ADC for low-power subsampling applications [J]. IEEE J Sol Sta Circ, 2008, 43 (2): 321-329.
  • 4LEE B-G, MIN B-M_. A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC[J].IEEE J Sol Sta Circ, 2008, 43(12): 2613-2619.
  • 5LI J, LEBOEUF tL A 1.8 V 10 b 210 MS/s CMOS pipelined ADC featuring 86 dB SFDR without calibration [C]//Cust Integr Circ Conf. 2007. 317-320.
  • 6THOMAS B C, GRAY P R. A 10 b, 20 Msample/s, 35 mW pipeline A/D converter [J].IEEE J Sol Sta Cire, 1995, 30(3): 166-172.
  • 7SUMANEN L, WALTARI M, HALONEN K. A mis- match insensitive CMOS dynamic comparator for pipeline A/D converters [C]//IEEE Int Conf Elec Circ and Syst. Jounieh, Lebanon. 2000: 32-35.
  • 8UTHAICHANA P, LEELARASMEE E. Low power CMOS dynamic latch comparators [C] // Conf Convergent Technol for Asia-Pacific Reg. 2003: 605-608.
  • 9LIU Ke, YANG Haigang. A CMOS dynamic comparator for pipelined ADCs with improved speed/power ratio [J].J Semicond, 2008, 29(1). 75-81.
  • 10Opris I E,Wong B C,Chin S W. A pipeline A/D converter architecture with low DNL[J]. IEEE Journal of Solid-State Circuits,2000,35(2): 281-285.

共引文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部