期刊文献+

基于分级容错技术的高完整计算机系统设计 被引量:3

High-Integrity Computer System Design Based on Hierarchical Fault-Tolerant Technology
下载PDF
导出
摘要 对国内外三代机、四代机及民机中的机载安全性关键系统发展情况进行深入分析,总结了多通道表决、比较对故障静默等典型容错计算机架构的技术特点,围绕新一代飞机对机载安全关键计算机系统的可靠性、容错能力、故障检测隔离能力、实时性的新挑战,提出了基于分级容错技术实现的高完整计算机系统设计思路,描述了分层分级实现高完整性容错的设计原理,并对其所涉及的Lock-step技术、时间触发网络等关键技术给出了解决途径,可满足下一代飞行器的发展需要,提升机载安全关键计算机系统的安全性、可靠性。 A detailed analysis is made to the development of airborne safety-critical system onboard the third and the fourth generation civil aircrafts at home and abroad.The technical characteristics of such typical fault-tolerant technology as the multi-channel voting etc.are summarized.Aiming at the challenges of the new-generation aircrafts on the reliability fault-tolerant capability fault-detection/fault-isolation capability and real-time performance of the airborne safety-critical computer systems a design idea of a high-integrity computer system based on hierarchical fault-tolerant technology is proposed.The design principle of the hierarchical high-integrity fault-tolerant system is described and the critical technologies of Lock-step and time-trigger network are given.The strategy can satisfy the development requirements of the next-generation aircrafts and can improve the safety and reliability of the airborne safety-critical computer systems.
作者 解文涛 王锐 XIE Wen-tao;WANG Rui(Aeronautical Computing Technique Research Institute Xi'an 710068,China)
出处 《电光与控制》 CSCD 北大核心 2019年第10期106-110,共5页 Electronics Optics & Control
关键词 飞行控制系统 安全性关键系统 容错 锁步 时间触发架构 flight control system safety-critical system fault tolerance Lock-step time-triggered architecture
  • 相关文献

参考文献4

二级参考文献12

共引文献28

同被引文献33

引证文献3

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部