期刊文献+

基于动态随机均衡的电流舵数模转换器设计 被引量:2

A current-steering digital-to-analog converter design based on dynamic random equilibrium
下载PDF
导出
摘要 在宽带通信、高速视频传输等领域中,由于受到时钟抖动、随机噪声等非理想因素的影响,电流舵数模转换器的动态性能受到极大限制。针对该问题,提出一种动态随机均衡的电流源选择算法。其核心思想是基于“数据比对的方向性及方位随机均衡选择”,在维持低开关活动性的同时,将误差进行随机均衡,转换为白噪声,提高数模转换器的输出动态范围。14 bit/400 MHz数模转换器采用SMIC 0.18μm CMOS工艺进行流片验证。测试结果表明,在电源电压1.8 V、时钟频率400 MHz时,无杂散动态范围达到90.1 dB,平均功耗为86 mW。 In the field of wideband communications and high-speed video transmission,due to the influence of non-ideal factors such as jitter and random noise,the dynamic performance of current-steering digital-to-analog converter(DAC)is greatly limited.To solve this problem,this paper proposes a new method of dynamic random equilibrium for current source selection,whose core idea is based on"data comparison direction and position random equilibrium".It converts error to white noise when maintaining the low switching activity at the same time,so as to improve the output dynamic range.The 14 bit/400 MHz DAC is implemented with SMIC 0.18μm CMOS technology and the test results show that with 1.8 V power supply and 400 MHz clock frequency,the spurious-free dynamic range(SFDR)is 90.1 dB and power consumption is 86 mW.
作者 陈铖颖 王译 Chen Chengying;Wang Yi(School of Opto-Electronic and Communication Engineering,Xiamen University of Technology,Xiamen 361024,China)
出处 《电子技术应用》 2019年第11期27-31,共5页 Application of Electronic Technique
基金 国家自然科学基金资助项目(61704143) 福建省自然科学基金面上项目(2018J01566) 福建省中青年教师教育科研项目(JAT170428) 厦门理工学院高层次人才项目(YKJ17019R)
关键词 随机噪声 电流舵 数模转换器 动态随机均衡 random noise curre nt-steering digital-to-analog converter dynamic random equilibrium
  • 相关文献

参考文献1

二级参考文献9

  • 1朱樟明,杨银堂,刘莉,刘帘曦.基于高速电流舵数/模转换器动态性能的电流开关驱动器[J].西安电子科技大学学报,2004,31(5):701-704. 被引量:3
  • 2朱樟明,杨银堂,刘帘曦.一种1.5V 8位100 MS/s电流舵D/A转换器[J].固体电子学研究与进展,2006,26(3):394-398. 被引量:1
  • 3O'Sullivan K, Gorman C. A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44mm^2. IEEE J Solid-State Circuits,2004,39(7) : 1064
  • 4Ueno T, Yamaji T, Itakura T. A 1.2-V,12-bit, 200MSample/s current-steering D/A converter in 90-nm CMOS. IEICE Trans Fundamen Electron, Commun Comput Sci, 2007, E90-A(2) : 365
  • 5Yuan Ling, Ni Weining, Shi Yin. A 10-bit 2GHz current-steering CMOS D/A converter. IEEE Int Sym Circuits and Systems,2007: 737
  • 6Deveugele J,Steyaert M. A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J Solid-State Circuits,2006,41(2) :320
  • 7Chen H, Lee J, Weiner J, et al. A 14-bit 150MS/s CMOS DAC with digital background calibration. 2006 Symp VLSI Circuits Dig Tech Papers,2006
  • 8Greenley B, Veith R, Chang D Y. A low-voltage 10-bit CMOS DAC in 0.01-mm2 die area. IEEE Trans Circuits Syst Ⅱ, 2005,52 (5):246
  • 9Song M, Lee H, Song W. A fully integrated current-steering 10-b CMOS D/A converter with a self-calibrated current bias circuit, Analog Integrated Circuits and Signal Processing,2005,44:251

共引文献2

同被引文献13

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部