期刊文献+

一种宽温度范围电流恒定电荷泵 被引量:4

A wide temperature range constant current charge pump
下载PDF
导出
摘要 针对传统电荷泵的输出电流随温度发生较大变化引起锁相环的环路带宽和峰峰值抖动周期发生较大波动的问题,设计了一种新型电荷泵。通过引入一种温度检测和补偿电路,补偿电荷泵电流随温度发生改变的问题,保证在不同温度下电荷泵输出电流保持相同,达到了稳定锁相环峰峰值抖动周期的目的。基于TSMC 0.18μm CMOS工艺,利用Cadence软件完成了电路的设计与仿真。结果表明,该电荷泵在-40~100℃范围内输出电流可以基本稳定在100μA,电流偏差为2μA,电流匹配范围为0.3~1.6 V,失配率为1.6%。 A novel charge pump was designed to resolve the problems of the output current of traditional charge pump varies greatly with temperature,which results in large fluctuation of loop bandwidth and peak-peak jitter of PLL.A temperature detection and compensation circuit was introduced to compensate the problem of charge pump current vary with temperature,guarantee the charge pump have the same output current at different temperatures,the aim of stabilizing peak-to-peak jitter of PLL is achieved.Based on the TSMC 0.18μm CMOS process,the novel charge pump was designed and simulated by Cadence.The results indicated that the output current of the charge pump can be basically stabilized at 100μA when the temperature in the range of-40~100℃,the current offset is 2μA,the current matching range is 0.3~1.6 V,and the mismatch rate is 1.6%.
作者 刘颖斌 韦保林 韦雪明 徐卫林 段吉海 LIU Yingbin;WEI Baolin;WEI Xueming;XU Weilin;DUAN Jihai(Guangxi Key Laboratory of Precision Navigation Technology and Application,Guilin University of Electronic Technology,Guilin 541004,China)
出处 《桂林电子科技大学学报》 2019年第4期288-292,共5页 Journal of Guilin University of Electronic Technology
基金 国家自然科学基金(61861009) 广西精密导航技术与应用重点实验室基金(DH201807) 广西自然科学基金(2017GXNSFAA198224,2017JJA170452Y)
关键词 电荷泵 电流失配 温度补偿 锁相环 charge pump current mismatch temperature compensation PLL-1
  • 相关文献

参考文献3

二级参考文献25

  • 1Gardner F.Charge-Pump Phase-Lock Loops.IEEE Trans.Commun,1980,28(11):1849-1858.
  • 2Charles C T,J D Allstot.A Calibrated Phase Frequency Detector for Reference Spur Reduction in Charge-Pump Plls[J].IEEE Transcations on Circuits and Systems II:Express Briefs,2006,53:822-826.
  • 3Maneatis J.Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques[J].IEEE J.Solid-State Circuits,1996,31:1723-1732.
  • 4Hung C M,Kenneth K O.A Fully Integrated 1.5-V 5.5-GHz CMOS Phase-Locked Loop[J].IEEE J.Solid-State Circuits,2002,37:521-527.
  • 5Lam C,Razavi B.A 2.6-GHz/5.2-GHz Frequency Synthesizer in 0.4um CMOS Technology[J].IEEE J.Solid-State Circuits,1996,31:1723-1732.
  • 6Yang Zhenyu,Tang Zhangwen,Hao Min.A Fully Differential Charge Pump with Accurate Current Matching and Rail-to-Rail Common-Mode Feedback Circuit[M].IEEE Int.Symp.Circuits Syst,2008,448-415.
  • 7Rhee W.Design of High-Performance CMOS Charge Pumps in Phase-Locked Loops[M].In Proc.IEEE Int.Symp.Circuits Syst.May,1999,2:363-366.
  • 8Lee J,Kell M,Kim S,et al.Charge Pump with Perfect Current Matching Characteristics in Phase Lock Loops[J].IEEE Electronic Letters,2000,36(11):1907-1908.
  • 9Cheng Shanfeng,Tong Haitao.Design and Analysis of an Ultrahigh-Speed Glitch-Free Fully Differential Charge Pump with Minimum Output Current Variation and Accurate Matching[J].IEEE Transcations on Circuits and Systems II:Express Briefs,2006,53:843-847.
  • 10Wang Minsheng.Constant-Gm Rail-to-Rail CMOS Op-Amp Input Stage with Overlapped Transition Regions[J].IEEE J.Solid-State Circuits,1999,34:148-156.

共引文献12

同被引文献21

引证文献4

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部