期刊文献+

SRAM存储的容错设计和可靠性评估研究

Fault Tolerance Design and Reliability Evaluation of SRAM
下载PDF
导出
摘要 针对传统纠错方法应用于SRAM数据纠错能力有限的问题,提出了一种基于汉明编码的镜像存储纠错方法。在汉明编码提供每个字节可纠正一位错误的基础上,利用两个SRAM存储间数据片段共享的特征,建立数据交换信道,实现了每个字节可纠正两位数据错误的能力提升,并完成了相应的容错逻辑设计。可靠性理论分析表明,该方法相对于未采用ECC和镜像存储方法的可靠性有一定程度的提高。 Aiming to solve the problem that traditional error correction method is limited when be applied to the SRAM data correction,this paper proposes a mirror image storage error correction method based on hamming code.On the basis of hamming code which can correct one-bit error per byte,this new method benefits from the factthat data segment is shared between these two storages,then it can correct two-bits errors per byte afterestablishthe data exchanging channel.Finally,this paper completes the corresponding fault-tolerant logic design.The reliability evaluationbased on the new method shows that the MTTF of the new design has a certain improvement comparing without using ECC or mirror storage methods.
作者 程振洪 阮航 熊庭刚 CHENG Zhenhong;RUAN Hang;XIONG Tinggang(Wuhan Digital Engineering Institute,Wuhan 430205)
出处 《计算机与数字工程》 2019年第11期2709-2713,2732,共6页 Computer & Digital Engineering
关键词 数据纠错 汉明编码 镜像存储 data correction hamming code mirror image storage
  • 相关文献

参考文献9

二级参考文献72

  • 1张祯,袁爱东,高剑刚.服务器内存数据保护技术浅析[J].硅谷,2008,1(12). 被引量:3
  • 2李军,劳凤丹,邹仁明.基于MooseFS的云存储系统构建及应用研究[J].武汉大学学报(理学版),2012,58(S1):206-210. 被引量:4
  • 3李锴,马航飞,张美璟.基于闪存坏块表的大粒度文件隐藏[J].微电子学与计算机,2015,32(5):161-164. 被引量:2
  • 4赵峰,王发强,郑力明,路轶群,刘颂豪.量子密钥分发误码协调算法分析[J].计算机工程,2007,33(12):22-24. 被引量:5
  • 5Normand E. Single Event Upsets at Ground Level [J]. IEEE Transactions on Nuclear Science, 1996,43 (6) :2742-2750.
  • 6Dodd P E, Massengill L W. Basic Mechanisms and Modeling of Single-Event Upset in Digital Microelectronics[J]. IEEE Transactions on Nuclear Science, 2003,50(3) : 583-602.
  • 7Shirvani P P, Saxena N, Mccluskey E J,etal. Software-Implemented EDAC Protection against SEUs [J]. IEEE Transactions on Reliability, 2000,49 ( 3 ) : 273-284.
  • 8Elliott I D, Sayers I L. Implementation of 32-Bit RISC Processor Incorporating Hardware Concurrent Error Detection and Correction [J]. IEE Proceedings of Computers and Digital Techniques , 1990,137 (1) : 88-102.
  • 9Johansson R. Two Error-Detecting and Correcting Circuits for Space Applications [C]//Proceedings of Annual Symposium on Fault Tolerant Computing. Sendai : IEEE Press, 1996 : 436-439.
  • 10Kaher H,Barth J,Dilorenzo J,et al. A 50 ns 16 MB DRAM with a 10 ns Data Rate[C]//IEEE 37th International Solid-State Circuits Conference, Digest of Technical Papers. San Francisco: IEEE Press, 1990: 232-303.

共引文献32

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部