期刊文献+

高速SMA过孔阻抗设计优化

Optimize of High Speed SMA Via Impedance Design
下载PDF
导出
摘要 高速网络系统详细设计前必须进行原型测试,以保证系统稳定性。SMA过孔是原型系统的重要组成。对于短线互连通道,重点关注SMA过孔的阻抗性能。SMA过孔阻抗性能是保证SerDes性能与PCB工程设计评估的重要前提。论文分析了SMA过孔阻抗的影响因素,并通过3D模型仿真与实物测试SMA过孔阻抗,结果显示去除非功能焊盘与双径隔离盘设计可以有效提高SMA阻抗到通道阻抗的10%内。该方法适用于多层印制板的通孔结构,相比盲埋孔工艺可有效降低印制板制造成本。 Prototype testing must be performed before detailed design of high-speed network systems which ensure the system stability.SMA via is an important component of a prototype system.Attention must be paid to impedance of via for short reach channel.SMA via impedance performance is an important prerequisite for evaluating SerDes performance and PCB engineering design.This paper analyzes the influencing factors of SMA via impedance and tests the SMA via impedance through 3 D model simulation and physical testing.The result reveals that the removal of nonfunctional pads and the twin diameter anti pad can effectively increase the SMA impedance to within 10%of the channel impedance.The method is applicable to the through-hole structure in multi-layer PCB,and the manufacturing cost of the printed board can be effectively reduced compared to the blind or buried via process.
作者 张弓 刘畅 於凌 ZHANG Gong;LIU Chang;YU Ling(Jiangnan Institute of Computing Technology,Wuxi 214083)
出处 《计算机与数字工程》 2019年第11期2746-2748,2840,共4页 Computer & Digital Engineering
关键词 SMA过孔 阻抗 隔离盘 非功能焊盘 SMA via impedance anti pad nonfunctional pad
  • 相关文献

参考文献4

二级参考文献31

  • 1余永莉.数字电路设计中的信号完整性分析[J].合肥工业大学学报(自然科学版),2004,27(7):843-846. 被引量:9
  • 2Young B.数字信号完整性:互连、封装的建模与仿真[M].李玉山,译.北京:机械工业出版社.2009:39-72.
  • 3Bogatin E信号完整性分析[M]李玉山,译.北京:电子工业出版社.2005:165-178.
  • 4张海风.HyperLynx仿真与PCB设计[M].北京:机械工业出版社,2005.
  • 5JOHNSON H,GRAHAM M,沈立,等.高速数字设计[M].北京:电子工业出版社,2004.
  • 6Eric B. Signal Integrity-Simplified [M]. New Jersey: Prentice Hall PTR, 2003: 466-473.
  • 7Johnson H, Graham M. High-speed Digital Design: a Handbook of Black Magic [M]. New Jersey: Prentice Hall PTR, 1993: 194-196.
  • 8Laddha V, Swaminathan M. Correlation of PDN Impedance with Jitter and Voltage Margin for High Speed Channels[C]//2008 IEEE 17th Conference on Electrical Performance of Electronic Packaging. Piscataway: IEEE, 2008: 73-76.
  • 9Swaminathan M, Chung D, Grivet-Talocia S, et al. Designing and Modeling for Power Integrity[J]. IEEE Transactions on Electromagnetic Compatibility, 2010, 52(2): 288-310.
  • 10Jin C Y, Chou C H, Li D R, et al. Improving Signal Integrity by Optimal Design of Power Ground Plane Stack-up Structure[C]//Proceedings of the Electronic Packaging Technology Conference. Piscataway: IEEE, 2006: 853-859.

共引文献24

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部