期刊文献+

动态可重构神经网络的FPGA实现及其在燃爆状态监测中的应用 被引量:3

Explosion state monitoring based on FPGA dynamic reconfigurable neural network
下载PDF
导出
摘要 提出了一种基于现场可编程门阵列(FPGA),实现动态可重构神经网络的可燃气体燃爆状态监测的方法。传感器采集可燃气体燃爆过程中引起的多种气体浓度变化的数据,在MATLAB中进行离线神经网络训练,燃爆状态的分类预测的准确性依赖于已训练好的模型。基于片上网络架构在FPGA上实现动态可重构神经网络,并优化了其硬件设计,其能够现场切换、调整合适的网络模型对气体燃爆状态进行在线的分类预测,以达到最佳预测效果。实验结果表明,文中所提出的方法对气体燃爆的多种状态的分类预测具有较高的准确率,该方法提高了硬件化神经网络在燃爆状态监测应用中的灵活性、通用性及分类准确性。 This paper proposes a method for monitoring the explosion state of combustible gas based on Field-Programmable Gate Array(FPGA)dynamic reconfigurable neural network. The data of various gas collecting by sensors are used for offline-training in MATLAB. The accuracy of classification of explosion state depends on the trained model. Based on the Network on Chip architecture,the optimized dynamic reconfigurable neural network is able to configure appropriate neural network model to predict the explosion state online. The achieved experimental results seem to show the effectiveness of the explosion state monitoring system. It improves the flexibility and classification accuracy of the hardware implementations of neural network.
作者 陈家敏 陈向东 丁星 李皋 陈一健 CHEN Jia⁃min;CHEN Xiang⁃dong;DING Xing;LI Gao;CHEN Yi⁃jian(School of Information Science and Technology,Southwest Jiaotong University,Chengdu 611756,China;State Key Laboratory of Oil and Gas Reservoir Geology and Exploitation,Southwest Petroleum University,Chengdu 610500,China;School of Petroleum and Natural Gas Engineering,Southwest Petroleum University,Chengdu 610500,China)
出处 《电子设计工程》 2020年第1期1-5,共5页 Electronic Design Engineering
基金 国家自然科学基金重点资助项目(61731016) 四川省科技支撑计划项目(2016JZ0028)
关键词 FPGA 动态可重构 神经网络 可燃气体 燃爆 FPGA dynamic reconfigurable neural network neural network combustible gas explosion
  • 相关文献

参考文献4

二级参考文献22

  • 1冯靓,陈一健,张昆,陈勇.空气钻井井下燃爆监测系统[J].石油机械,2007,35(5):35-37. 被引量:17
  • 2Benini L De Micheli G. Networks on chips: a new SoC paradigm[J]. IEEE Computer, Volume 35, pp. 70--78, January 2002
  • 3Jantsch A, Tenhunen H. Networks on Chip[M]. Kluwer Academic Publishers, 2003
  • 4Millberg M,Nilsson E, Thid R,Kumar S,Jantsch A.The Nostrum backbone-a communication protocol stack for networks on chip[R]. Proceedings of the VLSI Design Conference, January 2004
  • 5Ogras U, Hu J, Marculescu R.Key Research Problems in NoC Design: A Holistic Perspective[J] Proc. Hardware-Software Co- Design and System Synthesis, (CODES+ISSS), September, 2005
  • 6Pasricha S, Dutt N D. A Framework for Cosynthesis of Memory and Communication Architectures for MPSoC[C]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume 26,?issue 3,March 2007 Page(s):408 C 420
  • 7Kandemir M, Dutt N. Memory Systems and Compiler Support for MPSoC Architectures[J], Multiprocessor Systems-on- Chips, 2005P 251-281
  • 8张云泉.多核时代对软件设计的挑战.计算机世界报,2007,(23).
  • 9Liu C, Chen J H, Manohar R, Tiwari S. Mapping system-on-chip designs from 2-D to 3-D ICs[C]. IEEE International Symposium on Circuits and Systems, 2005. ISCAS 2005, 23-26 May 2005 Page(s):2939 - 2942 Vol. 3
  • 10张戈,张量,杨荣秋.纳米级工艺下多处理器功耗评估与优化技术[J].中国集成电路,2008,17(7):25-31. 被引量:2

共引文献21

同被引文献23

引证文献3

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部