期刊文献+

针对分组密码的攻击方法研究 被引量:2

Research on Attacks Method for Block Ciphers
下载PDF
导出
摘要 为提升旁路攻击对分组密码算法硬件实现电路的攻击效果,增大正确密钥与错误密钥间的区分度,提出一种针对分组密码的旁路攻击方法。结合差分功耗分析(DPA)攻击和零值攻击的特点,通过分类来利用尽可能多的功耗分量,以攻击出全部密钥。在FPGA上实现AES硬件电路并进行实验,结果表明,在20万条全随机明文曲线中,该方法恢复出了全部密钥,相比DPA攻击方法,其正确密钥与错误密钥间的区分度更大。 In order to improve the effect of Side Channel Attacks(SCAs)on the hardware implementation of block cipher algorithm,and increase the discrimination between correct keys and wrong keys,this paper proposes a SCAs method for block ciphers.This method combines the characteristics of Differential Power Analysis(DPA)attack and zero-value attack,and utilizes as many power components as possible through classification,thus obtaining all keys by attacking.Then,the AES hardware circuit is implemented on the FPGA and experiments are carried out.The results show that the proposed method successfully recovers all keys in 200,000 full random plaintext curves.Besides,the correct keys and wrong keys are more distinguishable in this method than those in the DPA attack method.
作者 朱文锋 王琴 郭筝 刘军荣 ZHU Wenfeng;WANG Qin;GUO Zheng;LIU Junrong(School of Microelectronics,Shanghai Jiao Tong University,Shanghai 200240,China;Zhixun Cipher(Shanghai)Detection Technology Co.,Ltd.,Shanghai 201100,China)
出处 《计算机工程》 CAS CSCD 北大核心 2020年第1期102-107,113,共7页 Computer Engineering
基金 国家自然科学基金“针对S芯片验证模块引脚信息的自动分析技术”(U1536103) 上海市闵行区中小企业技术创新计划“基于区块链技术的金融业务平台”(2018MH110)
关键词 旁路攻击方法 硬件实现 分组密码算法 组合逻辑功耗 信噪比 Side Channel Attacks(SCAs)method hardware implementation block cipher algorithm combinational logic power Signal to Noise Ratio(SNR)
  • 相关文献

参考文献4

二级参考文献20

  • 1陈开颜,赵强,张鹏,邓高明.DES加密实现的差分功耗分析仿真[J].军械工程学院学报,2006,18(3):41-43. 被引量:6
  • 2孙海涛,赵强,刘洁.集成电路加密芯片功耗泄漏分析[J].科学技术与工程,2006,6(21):3480-3482. 被引量:4
  • 3赵佳,曾晓洋,韩军,陈俊.简化的抗零值功耗分析的AES算法及其VLSI实现[J].计算机工程,2007,33(16):220-222. 被引量:1
  • 4I Alioto M,Poli M, Rocchi S.A general power model of differ- ential power analysis attacks to static logic circuits [ J ]. W.EF. Transactiom on Very Large Scale Integration (VLSI) Systems, 2010,18(5) :711 - 724.
  • 5Wu K, Li H,Yu F. Relrieving lost efficiency of scalar multipli- cations for resisting against side-channel attacks [ J 1. Journal of computers,2010,5(12) : 1878 - 1884.
  • 6Akkar M L, Giraud C. An implementation of DES and AES, secure against some attacks[ A] . of the 3rd Internation- al Workshop on Cryptographic Hardware and Emded Systems[ C]. Paris:2001.309 - 318.
  • 7Golic J D, Tymen C. Multiplicative masking and power analysis of AES [ A ]. Proceed of the 4th International Workshop on Cryptographic Hardware and Embedded Systems[ C]. Cologne: 2003. 198 - 212.
  • 8Ors S B, Gurkaynak F, Oswald E, et al. Power analysis attack on an ASIC AES implementation[ A ]. Proceed of International Conference on Information Technology:Coding and Computing EC]. as Vegas:2004.546 - 552.
  • 9Oswald E,Mangard S,Pramstaller.A side channel analysis re- sistant description of the AES s-box[A]. Proceed of the 12th Annual Fast Software Eneryption Workshop [ C ]. Paris: 2005. 413 - 423.
  • 10Trichina E, Seta D, Gennani L. Simplified adaptive multiplica- tive masking for AES [- A ]. Proceed of the 4th International Workshop on Cryptographic Hardware and Systems [C]. Cologne:2003:187 - 197.

共引文献28

同被引文献19

引证文献2

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部