期刊文献+

部分耗尽SOI MOSFET NBTI效应研究 被引量:1

Study on NBTI Effect of PDSOI MOSFET
下载PDF
导出
摘要 NBTI效应严重影响了器件的高温可靠性,本文对基于1.2μm工艺的PDSOI器件进行了NBTI效应研究。通过加速应力试验得到了NBTI效应对PDSOI器件阈值电压漂移的影响,其主要影响因素有应力时间、温度和栅偏压。试验中通过Vg模型对PDSOI器件进行了NBTI效应寿命预测,实现了对自有1.2μm工艺PDSOI器件的高温可靠性评价。 The NBTI effect seriously affects the high temperature reliability of the device.In this paper,the NBTI effect of 1.2μm process Partially Depleted Silicon On Insulator(PDSOI)device was studied.Acceleration stressing experiments were made to obtain threshold voltage shift of PDSOI device effected by NBTI.The main influencing factors are stress time,temperature and gate bias voltage.Through the Vg model,the NBTI effect lifetime of PDSOI device is estimated which can be used to evaluate the high temperature reliability of 1.2μm process PDSOI device.
作者 王成成 周龙达 蒲石 王芳 杨红 曾传滨 韩郑生 罗家俊 卜建辉 Wang Chengcheng;Zhou Longda;Pu Shi;Wang Fang;Yang Hong;Zeng Chuanbin;Han Zhengsheng;Luo Jiajun;Bu Jianhui(Institute of Microelectronics of Chinese Academy of Sciences,Beijing 100029,China;AVIC Xi'an Institute of Aeronautical Computing Technology,Xi'an 710065,China;Key Laboratory of Silicon Device Technology,Chinese Academy of Sciences,Beijing 100029,China;Key Laboratory of Microelectronic Devices and Integrated Technology,Chinese Academy of Sciences,Beijing 100029,China;University of Chinese Academy of Sciences,Beijing 100049,China)
出处 《航空科学技术》 2020年第1期76-80,共5页 Aeronautical Science & Technology
基金 航空科学基金(201743X2001)~~
关键词 负偏压温度不稳定性 PDSOI 快速测试方法 阈值电压 寿命预测 可靠性 negative bias temperature instability PDSOI fast test method threshold voltage lifetime prediction reliability
  • 相关文献

参考文献7

二级参考文献30

  • 1李忠贺,刘红侠,郝跃.超深亚微米PMOS器件的NBTI退化机理[J].物理学报,2006,55(2):820-824. 被引量:8
  • 2标准电子器件工程联合委员会JEDEC[S].JESD28-A,200l:1-12.
  • 3CHIEN W T,HUANG J H.Practical"building-in reliability"approaches for semiconductor manufacturing[J].IEEE Trans On Reliability,2002,51(4):469-481.
  • 4[1]N Kimizuka, T Yamamoto. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling [A]. Technology Papers of 1999 Symposium on VLSI Technology Digest [ C ].1999.73 - 74.
  • 5[2]Toyoji Yamamoto, et al. Bias tempeature instability in scaled p + polysilicon Gate p-MOSFET's [J]. IEEE Transactions on Electron Devices, MAY 1999,46(5) :921 - 925.
  • 6[3]C E Blat, et al. Mechanism of Negative bias temperature instability[ J ]. Journal of Applied Physics. February, 1991,69( 3 ): 1712 - 1720.
  • 7[4]J F Zhang, et al. Hydrogen induced positive charge generation in gate oxide [J]. Jornal of Applied Physics. August 15,2001,90(4): 1911 -1919.
  • 8[5]Dieter K. Schroder, et al. Negative bias temperature instability:Road to cross in deep submicron silicon semiconductor manufacturing [ J ]. Journal of Applied Physics. July 1,2003,94( 1 ): 1 - 17.
  • 9[6]Kazuhiro Sasada, Mamoru Arimoto. The influence of SiN Films on Negative bias temperature instability and characteristics in MOSFETs [A].Proc. IEEE 1998 Inst. Conference on Microelectronic Test Structures[C]. March, 1998.11. 207 - 210.
  • 10Kimizuka N,Yamamoto T.The impact of bias temperatureinstability for direct-tunneling ultra-thin gate oxide on MOSFET scaling.Symposium on VLSI Technology Digest of Technology Papers,1999:73

共引文献7

同被引文献2

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部