期刊文献+

微系统集成用倒装芯片工艺技术的发展及趋势 被引量:11

Development and Trend of Flip Chip Technology for Microsystem Integration
原文传递
导出
摘要 倒装芯片(Flip Chip,FC)技术是一种应用广泛的集成电路电子封装技术。随着电子产品不断向小型化和多功能化方向升级,尤其是在微系统集成领域飞速发展的驱动下,FC技术也在不断发展以满足细节距和极细节距芯片的封装要求。同时,FC技术也在工业化的过程中追求着性能、成本和封装效率的平衡。将FC封装体分为芯片凸点、基板以及底填充材料三个主要部分,深入讨论了FC封装的主流工艺和新兴工艺,介绍了各个工艺的流程及优缺点。此外,还分析了FC封装体在热、力以及电载荷作用下的可靠性问题。 Flip chip technology is a widely used integrated circuit electronic packaging technology.With the development of electronic products towards miniaturization and multifunction,especially driven by the rapid development of microsystem integration,FC technology has been developed to meet the packaging requirements of chips with fine pitch and ultrafine pitch.At the same time,the balance of performance,cost and packaging efficiency has been pursued in the process of industrialization of FC technology.In this paper,FC assembly is divided into three parts:wafer bumping,substrate and underfill.The main and new technologies of FC are discussed in depth.In addition,the reliability of FC assembly under thermal,mechanical and electrical loads is also analyzed.
作者 赵雪薇 阎璐 邢朝洋 李男男 朱政强 ZHAO Xue-wei;YAN Lu;XING Chao-yang;LI Nan-nan;ZHU Zheng-qiang(Beijing University of Technology,Beijing 100124;Beijing Institute of Aerospace Control Devices,Beijing 100039)
出处 《导航与控制》 2019年第5期11-21,39,共12页 Navigation and Control
关键词 倒装芯片技术 芯片凸点 硅通孔转接板 底填充 flip chip technology wafer bumping through Silicon via interposer underfill
  • 相关文献

参考文献1

二级参考文献38

  • 1TONG H M,LAI Y S,WONG C P. Advanced flip chip package[M].USA:Springer,2013.31-45.
  • 2MILLER L F. Controlled collapse reflow chip joining[J].{H}IBM Journal of Research and Development,1969,(3):239-250.
  • 3NAKANO F,SOGA T,AMAGI S. Resin-insertion effect on thermal cycle Resistivity of Flip-Chip Mounted LSI Devices[A].New Orleans,USA:IEEE,1987.
  • 4ZHANG C,LIN J K. Thermal fatigue properties of lead-free solders on Cu and NiP under bump metallurgies[A].Orlando,USA:IEEE,2001.
  • 5TERASHIMA S,KARIVA Y,HOSOI T. Effect of silver content on thermalfatigue life of Sn-xAg-0.5Cu flip-chip interconnect[J].{H}Journal of Electronic Materials,2003,(12):1572-1533.
  • 6KANG S K,LAURO P,SHIH D Y. The microstructure,thermal fatigue,and failure analysis of near-ternary eutectic Sn-Ag-Cu solder joints[J].{H}MATERIALS TRANSACTIONS,2004,(3):695-702.
  • 7THOMAS R,BIELER,JIANG H R. Influence of Sn grain size and orientation on the thermomechanical response and reliability of Pb-free solder joints[J].Trans Compon Packg Technol,2008,(2):370-381.
  • 8IVER E,ADAM B,JOEL H. Comparison of extensive cycling effects on microstructure development in micro-alloyed Sn-Ag-Cu solder joints[J].{H}Journal of Electronic Materials,2012,(2):390-397.
  • 9WEI K,BARRY L,JOHNSON T. Copper pillar bump technology process overview[A].Shanghai,China:IEEE,2011.
  • 10MARK G,CRAIG B,SHAWN. Next generation fine pitch Cu pillar technology-enabling next generation silicon nodes[A].Lake Buena Vista,USA:IEEE,2011.

共引文献10

同被引文献55

引证文献11

二级引证文献19

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部